Ronald Ophof

CONVEX Diagnostics Master Index (C200 Series)

Document No. 760-000033-200

Third Edition
May 1989

CONVEX Computer Corporation
Richardson, Texas USA

CONVEX Diagnostics Master Index
(C200 Series)
Order No. DHW-083
Third Edition

© 1989 CONVEX Computer Corporation
All rights reserved.

This document is copyrighted. All rights reserved. This document may not, in whole or part, be copied, duplicated, reproduced, translated, electronically stored or reduced to machine readable form without prior written consent from CONVEX Computer Corporation (CONVEX).

Although the material contained herein has been carefully reviewed, CONVEX does not warrant it to be free of errors or omissions. CONVEX reserves the right to make corrections, updates, revisions, or changes to the information contained herein. CONVEX does not warrant the material described herein to be free of patent infringement.

UNLESS PROVIDED OTHERWISE IN WRITING WITH CONVEX COMPUTER CORPORATION (CONVEX), THE EQUIPMENT DESCRIBED HEREIN IS PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. SOME STATES DO NOT ALLOW THE EXCLUSION OF IMPLIED WARRANTIES. THE ABOVE EXCLUSION MAY NOT BE APPLICABLE TO ALL PURCHASERS BECAUSE WARRANTY RIGHTS CAN VARY FROM STATE TO STATE. IN NO EVENT WILL CONVEX BE LIABLE TO ANYONE FOR SPECIAL, COLLATERAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, INCLUDING ANY LOST PROFITS OR LOST SAVINGS, ARISING OUT OF THE USE OR INABILITY TO USE THIS EQUIPMENT. CONVEX WILL NOT BE LIABLE EVEN IF IT HAS BEEN NOTIFIED OF THE POSSIBILITY OF SUCH DAMAGE BY THE PURCHASER OR ANY THIRD PARTY.

CONVEX and the CONVEX logo ("C") are registered trademarks of CONVEX Computer Corporation
C1, C120, C201, C202, C210, C220, C230 and C240 are trademarks of CONVEX Computer Corporation
C100 Series and C200 Series are trademarks of CONVEX Computer Corporation
UNIX is a registered trademark of AT&T Bell Laboratories

Printed in the United States of America

Revision Sheet

CONVEX Diagnostics Master Index (C200 Series)

Edition	Document No.	Date	Description
Third	760-000033-200	May 1989	This edition reflects a change in the name of the manual to *CONVEX Diagnostics Master Index (C200 Series).* Also, the master table of contents has been eliminated.
Second	760-000103-201	December 1988	Reflects the new table of contents and index for updates to the three manuals in the kit.
First	760-000103-200	June 1988	Describes the three manuals comprising the kit. Provides a master table of contents and index to all manuals.

THIS PAGE INTENTIONALLY LEFT BLANK

Table of Contents

1 Introduction

1.1 Overview I.1-1
1.2 Scope I.1-1
1.3 Documents Included I.1-1
1.4 Dependencies I.1-2
1.5 Master Index I.1-2
  1.5.1 Alphabetization I.1-2
  1.5.2 Locators I.1-2
  1.5.3 Cross-references I.1-3
1.6 Associated Documentation I.1-3
  1.6.1 Ordering Documentation I.1-3
    1.6.1.1 Diagnostic Documentation Kit I.1-3

2 Master Index

2.1 Overview I.2-1

THIS PAGE INTENTIONALLY LEFT BLANK

Chapter 1
Introduction

1.1 Overview

CONVEX Diagnostics Documentation (C200 Series) contains four separate volumes of diagnostic materials. This manual introduces the structure of the *CONVEX Diagnostics Documentation (C200 Series)*. It also includes a master index to all four volumes.

The *CONVEX Diagnostics Documentation (C200 Series)* is a reference tool for CONVEX personnel who use the diagnostic utilities, CONVEX customers who do their own maintenance, and the CONVEX diagnostics sustaining staff.

1.2 Scope

This documentation applies to all CONVEX C200 Series computers.

1.3 Documents Included

This documentation kit includes the following four CONVEX manuals in three seperate binders:

- Volume I (binder 1), *CONVEX Diagnostics Master Index (C200 Series)* — Use this manual to obtain a general overview of the diagnostics documentation as well as to find a master index to all documentation.
- Volume II (binder 1), *CONVEX Processor Diagnostics Manual (C200 Series)* — This document contains C200 Series diagnostic tests for the Service Processor Unit (SP2), Peripheral Interface Adapter (PIA), memory system, central processor unit utility board (CPX), uniprocessors, and multiprocessors.
- Volume III (binder 2), *CONVEX PBUS I/O System Diagnostics Manual* — This manual encompasses the operation and interpretation of the various Input/Output (I/O) system functional tests. These tests are system independent and will run on any CONVEX machine structure.
- Volume IV (binder 3), *CONVEX Diagnostic Utilities Manual (C200 Series)* — This document presents the diagnostic utilities for CONVEX C200 Series computers. The material describes the features of the Service Processor operating system and contains all diagnostic utilities for CONVEX C200 Series machines. This manual also contains a detailed explanation of the Diagnostics Shell (Dshell) and the Interactive Scan (Iscan) utilities and diagnostic file formats.

1.4 Dependencies

All volumes in this kit are designed to be used together to eliminate excessive repetition of technical data between manuals and to simplify the revision process. The master index is a comprehensive reference tool that makes using the kit (contained in three binders) easier.

1.5 Master Index

The master index, in chapter 2, makes finding a particular subject easier across all volumes. The index contains symbol and numeric sections as well as the usual alphabetical section. Alphabetization is in the following order:

1. symbols
2. numerals
3. letters from A to Z

Each section is preceded by a boldfaced title. Preceding each page number (which is the chapter number followed by a dash then the page number of that chapter) is a Roman numeral that indicates the volume referenced. A period is placed between the volume number and the chapter-page number. The following is an example index entry:

Command scripts, user created II.2-1, III.3-1, IV.2-1

The above entry indicates that references to user-created command scripts appear in volume II (*CONVEX Processor Diagnostics Manual (C200 Series)*) on page 1 of chapter 2, in volume III (*CONVEX PBUS I/O System Diagnostics Manual*) on page 1 of chapter 3, and in volume IV (*CONVEX Diagnostic Utilities Manual (C200 Series)*) on page 1 of chapter 2.

See cross-references guide the reader to preferred spellings and entry wording. *See also* cross-references point the way to related subjects.

1.6 Ordering Documentation

To order the most current version of this or any other CONVEX document, use the CONVEX product number. If the product number is not known, order by the exact title. In some situations, the most current version may not be desired. To receive a specific version of a manual, order the manual by its document, or part, number, which can be obtained by contacting the local CONVEX office or by calling the Technical Assistance Center.

The product number for this manual is DHW-083.
The document number for this manual is 760-000033-200.

1.6.1 Diagnostic Documentation Kit

To order all four volumes of the *CONVEX Diagnostics Documentation (C200 Series)*:

The product number for the document set is DHW-080.
The document number for the kit is 760-000025-200.

CONVEX documents can be ordered by mail by sending a request to:

CONVEX Computer Corporation
Customer Service
PO Box 833851
Richardson TX 75083-3851 USA

Technical Assistance

Hardware and software support can be obtained through the CONVEX Technical Assistance Center (TAC):

- From all locations in the continental United States, call 1(800)952-0379.
- From locations in Alaska, Hawaii, and Canada, call 1(214)497-4379.
- From all other locations, contact the nearest CONVEX office.

Electronic Mail

The Hardware Documentation Group has an email address for documentation comments. Use this service to give us a quick response mechanism for special documentation questions that need to be addressed immediately. For technical questions, contact the Technical Assistance Center, as described previously. To use email response service, just send mail addressed to:

`cnvxhwdoc@convex.COM`

We will read your comments and give you a personal reply.

What to Include in an Email Message

When using the electronic mail service, please provide the following information:

- The reader's name and company name
- A return email address in INTERNET notation or UUCP (bang) notation
- The name of manual that is being critiqued
- The chapter and page number in question
- The comment

Reader's Forum

If you wish to mail your comments to us, please use the form at the end of this manual and list the document page number with your questions and comments. Thank you.

THIS PAGE INTENTIONALLY LEFT BLANK

Acknowledgments

I would like to thank the following people for their contributions to this document:

- Technical contributors: Brian Allison, Tom Ford, Steve Gardner, Tony Jones, Joe Machado, Dave Rotheroe, Jeff Venters, Faron Wickey, Nathan Zelle
- Document review team: Art Clark, John Clark, Don Davis, Ron Engleking, Steve Fieler, Art Fischman, Dave Massey, Rick Miller, Craig Reed, Chip Stroup
- Hardware Documentation staff: Jimmie Holmes, Barbara Morris, Randall Stiles, Louis Tallant

Without the efforts of all the aforementioned, this document would not have been possible.

Larry S. Bonura, Lead Writer
CONVEX Hardware Documentation

THIS PAGE INTENTIONALLY LEFT BLANK

Chapter 2
Master Index

2.1 Overview

This chapter contains the master index to the four volumes that comprise the *CONVEX Diagnostics Documentation* kit.

THIS PAGE INTENTIONALLY LEFT BLANK

Master Index

Symbol

^*B*, and flag states IV.2-3
^*B*, discussed IV.2-2
^*B*, purpose of, table IV.2-2
^*C*, IV.2-2
^*C*, clean-up routine upon terminating IV.2-2
^*C*, purpose of, table IV.2-2
! IV.2-1, IV.2-6, IV.3-13
(fp)> prompt II.1-5
+> IV.2-8
-h IV.2-2
-s IV.2-3
-t IV.2-3
.bootspu, discussed II.1-25
.contact file, skipping first prompt by using II.F-3, III.A-3
.contact file, skipping first prompt by using IV.B-3
.diaginit, discussed II.1-24
.profile II.1-22
.t II.1-15, III.1-1
.t, test programs, in */mnt/test* directory II.1-20
/bin, directory II.1-20, II.1-21
/dev, directory II.1-20, II.1-22
/etc, directory II.1-20, II.1-22
/etc/reboot II.1-5, II.1-24
/hw, directory II.1-20, II.1-21
/mnt/bin, directory II.1-20, II.1-21
/mnt/bin.diaginit II.1-22
/mnt/errlog II.1-11, II.1-12
/mnt/errlog, sample II.1-13
/mnt/os/.bootspu II.1-22
/mnt/os/boot_cpu II.1-25
/mnt/softlog II.1-12
/mnt/test IV.2-7
/mnt/test, diagnostic utilities located in II.1-9
/mnt/test, directory II.1-20, II.1-21
/mnt/user, directory II.1-21
/mnt/usr/lib/cop.out II.1-25
/mnt/usr/lib/cop.out.old II.1-25
/mnt/usr/lib/scnring II.1-24
/stand, directory II.1-20, II.1-21
/temp, directory II.1-20, II.1-22

Numeric

68000 subsystem tests III.io4000-6, III.io4120-7
68020 subsystem tests III.io5000-5

Symbol

: IV.2-1
:, at *test* menu IV.2-7
< IV.2-8
> IV.2-8
? IV.2-7

A

A register. *See* Address register
AC power-controller, defined IV.A-1
Accelerate Read Test III.io4000-11
Accelerate write III.io5000-13
Accelerate write test III.io4000-12
Access mode, defined IV.A-1
access, and *pause* IV.2-6
access, discussed IV.2-1
Accordion seek subtest III.dev4100-13
Accumulator, defined II.E-1, IV.A-1
Address and data trapping test II.cpx4000-7
Address register, defined IV.A-1
Address space, defined IV.A-1
Address translation fault, defined IV.A-1
Address translation unit, defined IV.A-1
Address, defined IV.A-1
Addressing mode, defined IV.A-1
adjust IV.3-14
Agent, defined IV.A-1
Airflow errors II.1-11
Alaska, reporting problems from, telephone number for I.1-3, II.xxiii, III.xxii, IV.xviii
alternate II.1-7
alternate, preset mode switches for II.1-7
alternate-os, *.bootspu* and II.1-25
alternate.os, purpose of II.1-6
ALU. *See* Arithmetic logic unit
American Standard Code for Information Interchange. *See* ASCII
Arbitration II.pi2_4000-1
Arbitration gate array II.cpx4000-8, II.mem4000-10, II.mem4000-12
Arbitration gate array win queue II.mem4000-10
Arbitration logic II.pi2_4000-1
Arbitration Queue RAM test II.pi2_4000-10
Arbitration win logic II.cpx4000-5, II.mem4000-10
Architecture dependent cache tests II.cpu4131-13
Architecture, defined IV.A-2
Architecture, of Iscan, discussed IV.3-2
Argument passage IV.3-38
Argument pointer, defined IV.A-2
Arguments IV.3-38
Arithmetic logic unit, defined IV.A-2
Arithmetic operations IV.3-36
Arithmetic pipes II.cpu4241-10
Arrays, defined IV.A-2
ASCII databases, in *lib* directory II.1-20
asp_rev1 II.1-20
Assignment statements IV.3-36
Associated documents, how to order II.xxii, III.xxii, IV.xviii
Associated documents, listed II.xxii, III.xxi, IV.xvii
Asynchronous port II.1-3
ATF. *See* Address translation fault
Attention request/acknowledge subtest III.dev4100-12
Attention signal/flag III.dev4600-8
ATU memory parity error detection, Subtest 251 III.io4120-13
ATU memory pattern, Subtest 230 III.io4120-12
ATU PBUS error detection, Subtest 4240 III.io4120-18
ATU physical address mode header III.io4120-12
ATU *pte* error detection, Subtest 252 III.io4120-13
ATU virtual address translation, Subtest 250 III.io4120-13
ATU. *See* Address translation unit
automatic-reboot, and powerup II.1-22

B

b IV.2-7
b. *See* Byte
Backplain II.pi2_4000-1
Backplane (VMEbus), defined IV.A-2
Backplane, defined IV.A-2
Backplane, slots, and scan ring names IV.3-1
backup II.1-20
Bad bank select hard error II.cpx4000-6
Bad block fix subtest II.spu2000-9
Bad head and cylinder subtest III.dev4100-13
Bad PBUS header detection test II.pia4000-8
Base IV.3-42
Baud rate programming III.dev4300-11, III.dev4300-15
bdrev IV.3-14
bdtype IV.3-15
bin II.1-8
Bit complement, defined IV.A-2
Bit, defined IV.A-2
Block input, internal loopback (subtest 206) III.dev4300-13
Block input, physical loopback (subtest 306) III.dev4300-16
Block mode, all patterns, internal loopback (subtest 222) III.dev4300-14
Block mode, all patterns, physical loopback (subtest 322) III.dev4300-16
Block mode, random data, internal loopback (subtest 223) III.dev4300-14

Block mode, random data, physical loopback (subtest 323) III.dev4300-17
Block mode, various block sizes, internal loopback (subtest 224) III.dev4300-14
Block mode, various block sizes, internal loopback (subtest 324) III.dev4300-17
Block output, internal loopback (subtest 207) III.dev4300-13
Block output, physical loopback (subtest 307) III.dev4300-16
Block, defined IV.A-2
Block. *See* Buffered device
Board ID subtest II.spu4000-15
Board identification, discussed II.1-3
Boards, and scan ring names IV.3-8
Boards, error messages from II.1-12
Boards, for scan ring names IV.3-1
Boards, name check IV.3-15
Boldface, for literals IV.xvi
Boot device II.spu1000-16
Boot device, selecting II.1-6
Boot devices II.1-7
Boot program, backup copies of II.1-6
boot, and diagnostic mode II.1-22
Boot, defined IV.A-2
boot, purpose of II.1-7
boot, SPU UNIX II.1-22
Booting, CONVEX UNIX II.1-25
Booting, SPU UNIX, discussed II.1-22
Bourne shell II.1-8
Bourne shell, utilities to run from II.1-9
Brackets, for optional entries IV.xvi
Branch, defined IV.A-2
Breakpoint, defined IV.A-2
Broadcast slot xmit/recv (subtest 202) III.dev4500-8, III.dev5500-8
Buffer reconfiguration (subtest 103) III.dev4300-10
Buffered device, *fsck* and II.1-23
Bulkhead, CPU, defined IV.A-3
Bulkhead, drawer, defined IV.A-4
Bus architecture, of scan rings, illustrated IV.3-4
Bus parity errors II.1-11
Bus, structure, overview II.1-1
Buses, SP2/SP4 communicates through II.1-2
Buses. *See also* EBUS; Interrupt bus; Scan bus
Bypass read III.io5000-13
Bypass read test III.io4000-13
Bypass write III.io5000-13
Bypass write test III.io4000-13
Byte, defined IV.A-3

C

C Programming Language II.xxii, III.xxii
C shell, defined IV.A-3
C, defined IV.A-3
C, program language IV.3-1, IV.3-8
C200 series privileged instruction & architectural features II.cpu4231-1
C200 series processors II.cpu4231-1
Cache accelerate Read III.io5000-12
Cache functionality tests III.io4000-11, III.io5000-11
Cache purge, defined IV.A-3
Cache, buffer tag III.io5000-11
Cache, defined IV.A-3
Cache, utilities for II.1-9
Cache. *See also* Instruction cache; Logical cache; Physical cache
CACHETST test III.io4000-8
Canada, reporting problems from, telephone number for I.1-3, II.xxiii, III.xxii, IV.xviii
cat II.1-8
cattypedevnn.suffix II.1-15, III.1-1
Caution, *fsck* II.1-23
CCU II.1-13
CCU, and interrupt bus II.1-3
CCU-clock logic II.pi2_4000-1
Central processing unit identification (CPUID) II.cpu4232-1
Central processing unit, bulkhead, defined IV.A-3
Central processing unit, defined IV.A-3
Central Processing Unit. *See* CPU
Chain mode transfers, Subtest 5300 - 5307 III.io4120-23
chain, definition of II.cpu4040-16
Chaining, defined IV.A-3
Channel Control Unit. *See* CCU
Channel control units (CCUs) II.pia4000-1
Character length programming III.dev4300-11, III.dev4300-15
Chassis, defined IV.A-3
Checkword verification, Subtest 4250 III.io4120-19
CIR, *see* Communication index register (CIR)
CIRs, *see* Communication index registers (CIRs)
Class 1 tests, controller loopback tests III.dev4200-9
Class 1 tests, VBTC Loopback Tests III.dev5210-20
Class 1, loopback tests III.dev4600-8
Class 2 tests, operator controls tests III.dev4200-10
Class 2, parity-loopback test III.dev4600-10
Class descriptions III.dev4100-8, III.dev4110-12, III.dev4410-7, III.dev4600-7
Classes III.io4000-5, III.io4120-6
Classes, in *tables* directory II.1-20, II.1-21
Classes, of subtests, described III.io5000-4
clear IV.3-15
clock IV.3-16
Clock alignment II.pi2_4000-8
Clock frequency register II.spu4000-26
Clock generation II.cpx4000-2
Clock selection, Subtest 5670 III.io4120-25
Clock state machine II.pi2_4000-8
Clock, real time II.1-7
Clocks, SP2/SP4 controls II.1-2
cnvxhwdoc, electronic mailbox, for reader comments I.1-3, II.xxiii, III.xxii, IV.xviii
Colon, with scan ring name IV.3-1
Command error code verification, physical loopback (subtest 332) III.dev4300-17
Command scripts, user-created II.2-1, III.3-1, IV.2-1
Command status, chaining commands III.dev4200-10
Command status, executing and pending commands III.dev4200-10
Command, descriptions of IV.3-13
commands tested, STC III.dev5210-2
Commands, IV.2-5
Commands, *access* IV.2-1
Commands, entering IV.2-1
Commands, *exit* IV.2-2
Commands, *exit*, table IV.2-2
Commands, *help* IV.2-2
Commands, *log* IV.2-3
Commands, *loop* IV.2-4
Commands, manual mode IV.2-1, IV.2-3
Commands, *pause* IV.2-5
Commands, *status* IV.2-3
Commands, status of IV.2-3
Commands, *test* IV.2-6
Communication index register (CIR) II.cpu4232-1
Communication index registers (CIRs) II.cpu4233-1
Communication register II.cpx4000-10
Communication register functionality test II.cpx4000-10
Communication register instructions II.cpu4232-1
Communication register parity error II.cpx4000-8
Communication register pattern test II.cpx4000-10
Communication registers II.cpu4233-1, II.cpu4232-10, II.cpu4232-15
compare routine II.cpu4040-17
Compiler, defined IV.A-3
Concurrent access II.cpu4233-1
Console, writing to II.1-12
contact, aborting the report II.F-3, II.F-6, III.A-3, III.A-6, IV.B-3, IV.B-6
contact, editing the report II.F-6, III.A-6, IV.B-6
contact, ending a response II.F-3, III.A-3, IV.B-3
contact, ending the report II.F-6, III.A-6, IV.B-6
contact, including files in your report II.F-5, III.A-5, IV.B-5
contact, invoking II.F-1, II.F-4, III.A-1, III.A-4, IV.B-1, IV.B-4

contact, prerequisites II.F-1, III.A-1, IV.B-1
contact, prompts II.F-4, III.A-4, IV.B-4
contact, prompts, step-by-step discussion of II.F-4, III.A-4, IV.B-4
contact, report, suspending II.F-3, III.A-3, IV.B-3
contact, reporting problems II.F-1, III.A-1, IV.B-1
contact, restrictions, on tilde-escape sequences II.F-5, III.A-5, IV.B-5
contact, reviewing the report II.F-6, III.A-6, IV.B-6
contact, skipping first prompt by using a *.contact* file II.F-3, III.A-3, IV.B-3
contact, submitting *dead.report* file II.F-3, III.A-3, IV.B-3
contact, submitting the report II.F-6, III.A-6, IV.B-6
contact, tilde-escape sequences II.F-4, III.A-4, IV.B-4
contact, tips on using II.F-2, III.A-2, IV.B-2
Context, processor, defined II.E-1, IV.A-3
Continuous block input, read buffered data, physical loopback (subtest 330) III.dev4300-17
Control characters IV.3-18
Control logic II.pia4000-7
Control panel register (CPR) II.spu4000-12
Control status register IV.3-30
Controller basic functional tests III.dev4300-8
Controller error codes II.spu1000-16
Controller functional tests III.dev4200-11
Controller interrupt loopback III.dev4200-10
Controller reject subtest III.dev4100-12
Controller reset III.dev4200-9
Controller reset and read drive status command subtest III.dev4100-9
Controller reset subtest III.dev4100-9
Controller to host access (subtest 100) III.dev4500-7, III.dev5500-7
Controller write/read subtest III.dev4100-10
Controllers II.1-7
CONVEX Architecture Reference II.xxii
CONVEX Diagnostic Utilities Manual (C1, C120) II.xxii
CONVEX Diagnostic Utilities Manual (C200 Series) II.xxii
CONVEX Diagnostic Utilities Manual, (C200 Series) III.xxii
CONVEX Diagnostic Utilities Manual, C120 III.xxii
CONVEX PBUS I/O System Diagnostics Manual IV.xvii
CONVEX Processor Diagnostics Manual (C200 Series) IV.xvii
CONVEX Processor Diagnostics Manual (C200 Series) Scan-Language Interface II.pi2_4000-1
CONVEX Processor Operation Guide III.xxii
CONVEX Processor Operation Guide (C100 Series, C200 Series) II.xxii, II.1-5, II.1-25, IV.xvii
CONVEX register compliance, Subtest 4999 III.io4120-20
CONVEX System Manager's Guide II.1-5, II.1-25
CONVEX Technical Assistance Center II.1-3
CONVEX UNIX IV.1-1
CONVEX UNIX Tutorial Papers II.xxii, III.xxii
CONVEX UNIX, and *.bootspu* II.1-25
CONVEX UNIX, and error loggers II.1-11
CONVEX UNIX, and *normal.os* II.1-6
CONVEX UNIX, defined IV.A-3
CONVEX, address, for ordering documents II.xxii, III.xxii, IV.xviii
cop II.1-10, II.1-20
cop utility II.spu4000-4
COP, definition of II.spu4000-15
cop.out II.1-20, II.1-25
cop.out, examined by *scnlink* II.1-25
CPU II.1-12, II.1-16, III.1-1
CPU A run register (PROC_A) II.spu4000-12
CPU B run register (PROC_B) II.spu4000-12
CPU C run register (PROC_C) II.spu4000-12
CPU D run register (PROC_D) II.spu4000-12
CPU execution timers II.cpu4233-1
CPU utilities card II.cpu4010-1
CPU utility board II.spu4000-21
CPU utility board(s) II.cpx4000-1, II.cpx4000-5, II.cpx4000-6, II.cpx4000-7, II.cpx4000-8, II.mem4000-1, II.pi2_4000-2, II.spu4000-1
CPU, *cpu*, test program for II.1-16, III.1-2
CPU, directory II.1-20, II.1-21
CPU, interrupt bus and II.1-3
CPU, object codes, in *CPU* directory II.1-20, II.1-21
cpu, test category II.1-16, III.1-2
CPU-based error messages II.A-1
CPU-error message format II.A-1
CPU. *See* Central processing unit
cpu4010 II.1-14, II.1-19
cpu4010, Class descriptions II.cpu4010-8
cpu4010, Error messages II.cpu4010-20
cpu4010, Functional areas tested II.cpu4010-2
cpu4010, Hardware initialization sequence II.cpu4010-7
cpu4010, Page boundary operations II.cpu4010-9
cpu4010, Physical configuration map (PCM) II.cpu4010-14
cpu4010, Prerequisites and required equipment II.cpu4010-2
cpu4010, Prompt explanations II.cpu4010-6
cpu4010, Referenced and modified bits II.cpu4010-1
cpu4010, Required functional boards II.cpu4010-3
cpu4010, Sample test parameter summary II.cpu4010-7
cpu4010, Subtest execution times II.cpu4010-5
cpu4010, Test invocation II.cpu4010-3
cpu4010, Test invocation sequence II.cpu4010-4
cpu4010, Test parameter menu II.cpu4010-5
cpu4010, Typical test sequence II.cpu4010-4
cpu4030 II.1-14, II.1-19
cpu4030, Class descriptions II.cpu4030-8
cpu4030, Current memory allocation screen II.cpu4030-8
cpu4030, Functional areas tested II.cpu4030-2
cpu4030, Hardware initialization sequence II.cpu4030-7
cpu4030, Memory allocation II.cpu4030-8
cpu4030, Prompt explanations II.cpu4030-5
cpu4030, Required functional boards II.cpu4030-3
cpu4030, Ring wrapping II.cpu4030-16
cpu4030, Sample test parameter summary II.cpu4030-7
cpu4030, Scalar building block test II.cpu4030-1
cpu4030, Test error messages II.cpu4030-16
cpu4030, Test invocation II.cpu4030-3
cpu4030, Test invocation sequence II.cpu4030-3
cpu4030, Test parameter menu II.cpu4030-4
cpu4040 II.1-14, II.1-19
cpu4040, Chaining instructions II.cpu4040-19
cpu4040, Class descriptions II.cpu4040-15
cpu4040, *compare* routine II.cpu4040-17
cpu4040, Current index number II.cpu4040-16
cpu4040, Execution time II.cpu4040-18
cpu4040, Functional areas tested II.cpu4040-1
cpu4040, Hardware initialization sequence II.cpu4040-10
cpu4040, Instruction permutations II.cpu4040-17
cpu4040, Internal debugger II.cpu4040-12
cpu4040, Nonchaining instructions II.cpu4040-18
cpu4040, Prompt explanations II.cpu4040-5
cpu4040, Required functional boards II.cpu4040-3
cpu4040, Test error messages II.cpu4040-19
cpu4040, Test invocation II.cpu4040-3
cpu4040, Test invocation sequence II.cpu4040-3
cpu4040, Test method II.cpu4040-15
cpu4040, Test parameter summary II.cpu4040-10
cpu4040, Vector concurrency tests II.cpu4040-1
cpu4040, Vector instruction groups II.cpu4040-16
cpu4041 II.1-14, II.1-19
cpu4041, Class descriptions II.cpu4041-9
cpu4041, Current memory allocation screen II.cpu4041-8
cpu4041, Functional areas tested II.cpu4041-1
cpu4041, Hardware initialization sequence II.cpu4041-7
cpu4041, Memory allocation II.cpu4041-8
cpu4041, Prerequisites and required equipment II.cpu4041-2
cpu4041, Prompt explanations II.cpu4041-4
cpu4041, Required functional boards II.cpu4041-2
cpu4041, Sample test parameter summary II.cpu4041-7
cpu4041, Test error messages II.cpu4041-23
cpu4041, Test invocation II.cpu4041-2
cpu4041, Test invocation sequence II.cpu4041-3
cpu4041, Test parameter menu II.cpu4041-3
cpu4041, Vector instruction tests II.cpu4041-1
cpu4041, Vector length (VL) register II.cpu4041-10
cpu4041, Vector merge (VM) register II.cpu4041-10
cpu4041, Vector stride (VS) register II.cpu4041-10
cpu4131 II.1-14, II.1-19
cpu4131, Architecture dependent cache tests

II.cpu4131-13
cpu4131, Class descriptions II.cpu4131-9
cpu4131, Current memory allocation screen II.cpu4131-8
cpu4131, Functional areas tested II.cpu4131-1
cpu4131, Hardware initializations sequence II.cpu4131-7
cpu4131, Loading instructions II.cpu4131-11
cpu4131, Machine applicability II.cpu4131-1
cpu4131, Memory allocation II.cpu4131-8
cpu4131, Non-resident page (NR) II.cpu4131-10
cpu4131, Non-resident page boundaries II.cpu4131-11
cpu4131, Page faults II.cpu4131-10
cpu4131, Prerequisites and required equipment II.cpu4131-2
cpu4131, Privileged instructions II.cpu4131-9
cpu4131, Privileged instructions and architectural features II.cpu4131-1
cpu4131, Prompt explanations II.cpu4131-5
cpu4131, Required functional boards II.cpu4131-3
cpu4131, Return instructions II.cpu4131-10
cpu4131, Sample test parameter summary II.cpu4131-7
cpu4131, Storing instructions II.cpu4131-11
cpu4131, Test error messages II.cpu4131-13
cpu4131, Test invocation II.cpu4131-3
cpu4131, Test invocation sequence II.cpu4131-4
cpu4131, Test parameter menu II.cpu4131-4
cpu4231, C200 Series Privileged instruction & architectural features II.cpu4231-1
cpu4231, C200 Series processors II.cpu4231-1
cpu4231, Class descriptions II.cpu4231-8
cpu4231, Current memory allocation screen II.cpu4231-8
cpu4231, Data cache II.cpu4231-13
cpu4231, Exceptions II.cpu4231-8
cpu4231, Functional areas tested II.cpu4231-1
cpu4231, Hardware initialization sequence II.cpu4231-6
cpu4231, Instruction cache II.cpu4231-13
cpu4231, Interval timers II.cpu4231-8
cpu4231, Loads and stores II.cpu4231-11
cpu4231, Memory operations II.cpu4231-11
cpu4231, Non-resident calls II.cpu4231-10
cpu4231, Non-resident memory pages II.cpu4231-1
cpu4231, Non-vector features II.cpu4231-1
cpu4231, Non-vector instructions II.cpu4231-8
cpu4231, Page faults II.cpu4231-10
cpu4231, Prerequisites and required equipment II.cpu4231-2
cpu4231, Privileged instructions II.cpu4231-1, II.cpu4231-8
cpu4231, Processor caches II.cpu4231-1
cpu4231, Prompt explanations II.cpu4231-4
cpu4231, pte cache II.cpu4231-13
cpu4231, Remote invalidates II.cpu4231-1, II.cpu4231-13
cpu4231, Required functional boards II.cpu4231-2
cpu4231, Subroutine calls II.cpu4231-10
cpu4231, Subroutine returns II.cpu4231-10
cpu4231, System calls II.cpu4231-8
cpu4231, Test error messages II.cpu4231-14
cpu4231, Test invocation II.cpu4231-2
cpu4231, Test invocation sequence II.cpu4231-3
cpu4231, Test parameter summary II.cpu4231-6
cpu4231, Thread-level addressing II.cpu4231-8
cpu4231, Vector processor control (VPC) II.cpu4231-2
cpu4231, Vector processor data (VPD) II.cpu4231-2
cpu4232, Central processing unit identification (CPUID) II.cpu4232-1
cpu4232, Class descriptions II.cpu4232-9
cpu4232, Communication index register (CIR) II.cpu4232-1
cpu4232, Communication registers II.cpu4232-1, II.cpu4232-10, II.cpu4232-15
cpu4232, Current memory allocation screen II.cpu4232-9
cpu4232, Functional areas tested II.cpu4232-2
cpu4232, Hardware initialization sequence II.cpu4232-8
cpu4232, Memory allocation II.cpu4232-8
cpu4232, Memory structures II.cpu4232-11
cpu4232, Multi-processor instructions II.cpu4232-1
cpu4232, Non-vector, uni-processor instruction tests II.cpu4232-1
cpu4232, Prerequisites and required equipment II.cpu4232-2
cpu4232, Process control instructions II.cpu4232-14
cpu4232, Prompt explanations II.cpu4232-5
cpu4232, Required functional boards II.cpu4232-3
cpu4232, Sample test parameter summary II.cpu4232-7
cpu4232, Scalar instructions II.cpu4232-1, II.cpu4232-12
cpu4232, Test error messages II.cpu4232-16
cpu4232, Test invocation II.cpu4232-3
cpu4232, Test invocation sequence II.cpu4232-4
cpu4232, Test parameter menu II.cpu4232-5
cpu4232, Thread id register (TID) II.cpu4232-1
cpu4232, Thread timer register (TTR) II.cpu4232-1
cpu4232, Timer synchronization instructions II.cpu4232-15
cpu4232, Trapping instructions II.cpu4232-15
cpu4233, Class descriptions II.cpu4233-8
cpu4233, Communication index registers (CIRs) II.cpu4233-1
cpu4233, Communication registers II.cpu4233-1
cpu4233, Concurrent access II.cpu4233-1
cpu4233, CPU execution timers II.cpu4233-1
cpu4233, Current memory allocation screen II.cpu4233-8
cpu4233, Functional areas tested II.cpu4233-1
cpu4233, Hardware initialization sequence II.cpu4233-6
cpu4233, Interrupts II.cpu4233-1
cpu4233, Memory allocation II.cpu4233-7
cpu4233, Multiprocessor diagnostics II.cpu4233-1
cpu4233, Prerequisites and required equipment II.cpu4233-2
cpu4233, Privileged instructions II.cpu4233-1
cpu4233, Prompt explanations II.cpu4233-5
cpu4233, Sample test parameter summary II.cpu4233-6
cpu4233, Subtests II.cpu4233-9
cpu4233, Test error messages II.cpu4233-22
cpu4233, Test invocation II.cpu4233-2
cpu4233, Test invocation sequence II.cpu4233-3
cpu4233, Test parameter menu II.cpu4233-4
cpu4233, Thread creation II.cpu4233-1
cpu4233, Thread termination II.cpu4233-1
cpu4241, Arithmetic pipes II.cpu4241-10
cpu4241, Class descriptions II.cpu4241-9
cpu4241, Divide pipe II.cpu4241-32
cpu4241, Enhanced vector instruction tests II.cpu4241-1
cpu4241, Functional areas tested II.cpu4241-1
cpu4241, Hardware initialization sequence II.cpu4241-7
cpu4241, Logical pipes II.cpu4241-10
cpu4241, Memory allocation II.cpu4241-8
cpu4241, Multiply pipe II.cpu4241-32
cpu4241, Prerequisites and required equipment II.cpu4241-2
cpu4241, Prompt explanations II.cpu4241-4
cpu4241, Required functional boards II.cpu4241-2
cpu4241, Sample test parameter summary II.cpu4241-7
cpu4241, Test error messages II.cpu4241-44
cpu4241, Test invocation II.cpu4241-2
cpu4241, Test invocation sequence II.cpu4241-3
cpu4241, Vector registers II.cpu4241-40
cpu4241, Vector unit control functions II.cpu4241-9
CPUID, *see* Central processing unit identification (CPUID) II.cpu4232-1
CPX functional test, *cpx4000* II.cpx4000-1
CPX, *see* CPU utility board(s)
cpx4000 II.1-14, II.1-19
cpx4000, Address and data trapping test II.cpx4000-7
cpx4000, Arbitration win logic II.cpx4000-5
cpx4000, Bad bank select hard error II.cpx4000-6
cpx4000, Class descriptions II.cpx4000-4
cpx4000, Communication register functionality test II.cpx4000-10
cpx4000, Communication register parity error II.cpx4000-8
cpx4000, Communication register pattern test II.cpx4000-10
cpx4000, CPX functional test II.cpx4000-1
cpx4000, Crossbar data parity (8 LSB) II.cpx4000-6
cpx4000, Default subtest sequence II.cpx4000-3
cpx4000, Exhaustive PCM pattern test II.cpx4000-9
cpx4000, Functional areas tested II.cpx4000-2
cpx4000, High level bad bank select hard error II.cpx4000-8
cpx4000, Illegal I/O address at timers II.cpx4000-7
cpx4000, Invalid PCM reference II.cpx4000-8

cpx4000, Low level error processing II.cpx4000-6
cpx4000, Nonexhaustive PCM pattern test II.cpx4000-8
cpx4000, Overall I/O address test II.cpx4000-7
cpx4000, PIT functionality test II.cpx4000-11
cpx4000, Prerequisites and required equipment II.cpx4000-2
cpx4000, Processor soft errors II.cpx4000-6
cpx4000, Required functional boards II.cpx4000-3
cpx4000, Reset subtest II.cpx4000-5
cpx4000, Subtest descriptions II.cpx4000-4
cpx4000, Test error messages II.cpx4000-11
cpx4000, Test invocation II.cpx4000-3
cpx4000, Test invocation sequence II.cpx4000-3
cpx4000, Test parameter menu II.cpx4000-3
cpx4000, Timer and PCM hard errors II.cpx4000-6
cpx4000, TOC functionality test II.cpx4000-11
Crossbar data parity (8 LSB) II.cpx4000-6
Crossbar gate arrays II.mem4000-12
Crossbar write/read latching II.mem4000-12
cs II.1-10
CSR memory pattern, Subtest 231 III.io4120-12
CTRL P IV.3-11
CTRL W IV.3-11
CUE/CUO, *see* CPU utility board(s)
Current index number II.cpu4040-16
Current memory allocation screen II.cpu4040-11

D

d. *See* double
Data cache II.cpu4231-13
Data modulation, Subtest 5610 III.io4120-24
Data parity III.dev4600-10
Data parity detection, Subtest 5640 III.io4120-25
Data parity error transfer, Subtest 4280 III.io4120-19
Data type and register operands II.cpu4040-13
Data type, defined IV.A-3
Data type, display IV.3-42
DB_cop II.1-20
DBUS interface subtests II.spu4000-13
dcache II.1-10
dead.report file, submitting II.F-3, III.A-3, IV.B-3
dead.report file, using *-r* option to submit II.F-3, III.A-3, IV.B-3
debug, purpose of II.1-7
debugger command descriptions II.cpu4040-13
debugger commands: II.cpu4040-12
debugger description II.cpu4040-12
Default dumpfile IV.3-17, IV.3-29
Default logfile name IV.3-23
Destination, defined IV.A-3
Details of interactive commands III.dev4110-23, III.dev5130-37
dev II.1-20
dev, test category II.1-16, III.1-2
dev4100 II.1-14, II.1-19, III.1-4
dev4100 (Xylogics 450/451/SMD disk test) III.dev4100-1
dev4110 II.1-14, II.1-19, III.1-4
dev4110 (SMD Disk Formatter, and Interactive Test) III.dev4110-1
dev4110 Error messages III.dev4110-50
dev4200 II.1-14, II.1-19, III.1-4
dev4200 (tape unit test) III.dev4200-1
dev4200 (test parameter menu) III.dev4200-3
dev4300 II.1-14, II.1-19, III.1-4
Dev4300 (Systech MTI-1600A/terminal test) III.dev4300-1
Dev4300 (test parameter menu) III.dev4300-3
dev4400 II.1-14, II.1-19, III.1-4
Dev4400 (Systech MLP-2000/line printer test) III.dev4400-1
dev4400 (test parameter menu) III.dev4400-3
Dev4400 hardware configuration III.dev4400-1
dev4410 II.1-14, II.1-19, III.1-4
Dev4410 (test parameter menu) III.dev4410-3
dev4410 (Versatec plotter test) III.dev4410-1
dev4500 II.1-14, II.1-19, III.1-4
Dev4500 (Ethernet controller functional test) III.dev4500-1
Dev4500 (sample end message) III.dev4500-10
Dev4500 (sample error message) III.dev4500-9
dev4500 (sample pass/fail printout) III.dev4500-9
dev4500 (test parameter menu) III.dev4500-3
dev4510 II.1-14, II.1-19, III.1-4
dev4600 II.1-14, II.1-19, III.1-4
dev5130 II.1-14, II.1-19, III.1-4
dev5130 Test parameters Menu III.dev5130-6
dev5210 II.1-14
dev5210 (tape unit test) III.dev5210-1
dev5210 (test parameter menu) III.dev5210-5
dev5500 II.1-14, II.1-19, III.1-4
Dev5500 (sample end message) III.dev5500-12
Dev5500 (sample error message) III.dev5500-11
Dev5500 (sample pass/fail printout) III.dev5500-10
Dev5500 (VME Ethernet controller test) III.dev5500-1
Device buffer memory pattern, Subtest 233 III.io4120-12
Devices, *dev* for II.1-15, III.1-1
Devices, test programs for, in */dev* directory II.1-20, II.1-22
Devices, test programs for, table II.1-17, III.1-3
Devices, types, listed II.1-17, III.1-2
diaginit II.1-10
diagnostic II.1-7
Diagnostic Bus (DBUS) II.spu4000-13
Diagnostic connect register (DCON) II.spu4000-12
Diagnostic Control Register II.spu4000-12
Diagnostic control register (DCR) II.spu4000-12
Diagnostic Cylinder Initialization III.dev4110-19, III.dev5130-32
Diagnostic Cylinder Test III.dev4110-19, III.dev5130-33
Diagnostic documentation, overview I.1-1
Diagnostic environment, overview II.1-1, III.1-1, IV.1-1
Diagnostic execution IV.2-3
Diagnostic file formats, overview IV.5-1
Diagnostic Shell. *See dshell*
Diagnostic shell. *See dshell*
Diagnostic tests, discussed II.1-13
Diagnostic tests, run under *dshell* II.1-13
Diagnostic tests, strategy II.1-13
Diagnostic utilities, discussed II.1-9
Diagnostic utilities, overview IV.4-1
Diagnostic utilities. *See* Utilities
diagnostic, *.bootspu* and II.1-25
diagnostic, booting in II.1-22
diagnostic, preset mode switches for II.1-7
diagnostic, purpose of II.1-6
Diagnostics, selecting II.2-1, III.3-1, IV.2-1
Direct Memory Access Controller. *See* DMAC
Disable self-test II.spu1000-4
Disk controller II.1-7
Disk drive, Winchester II.1-2
Disk drives, booting SPU UNIX from II.1-22
Disk restored messages, example II.1-24
Disks II.1-17, III.1-2
Disks, device, test program for II.1-17, III.1-3
Displacement, defined IV.A-3
display, purpose of II.1-7
Divide pipe II.cpu4241-32
DMA abort III.dev4600-9
DMA abort via attention and reset III.dev4600-9
DMA circuits III.dev4600-10
DMA Enable Bit, Subtest 5620 III.io4120-25
DMA FIFO board III.dev4200-10
DMA initiation III.dev4600-8
DMA input III.dev4600-11
DMA input loopback III.dev4600-9
DMA output III.dev4600-11
DMA output loopback III.dev4600-9
DMA preparatory III.dev4600-8
DMA test buffer sizes III.dev4600-9
DMA test command subtest III.dev4100-10
DMA to entire memory space III.dev4200-10
DMAC II.1-7
Double, defined IV.A-3
Double-bit ECC detection II.mem4000-20
Double-bit ECC detection (check-bits) II.mem4000-15
Double-bit ECC detection (data-bits) II.mem4000-14
Double-bit error II.mem4000-20

Drawer bulkhead, defined IV.A-4
Drive functionality III.dev4100-12
Drive size command III.dev4100-10
Drive unload operation III.dev4200-11
Dshell, accessing IV.2-1
dshell, diagnostic tests run under II.1-13
dshell, introduction II.2-1, III.3-1
Dshell, introduction to IV.2-1
dshell, overview II.2-1, III.3-1
Dshell, overview IV.2-1
Dshell, script files IV.2-9
Dshell, working directory, menu, illustrated IV.2-7
DTR assertion test III.dev4300-12
Dual Emulator DMA III.dev4600-10
dump IV.3-17
dumpfile, default IV.3-29

E

EBUS arbitration II.cpx4000-2
EBUS controller subtest II.spu4000-22
EBUS parity checker test II.pi2_4000-11, II.pia4000-7
EBUS population map RAM subtest II.spu4000-22
EBUS population map verification II.spu4000-23
EBUS transfer test II.spu4000-23
EBUS window map RAM subtest II.spu4000-22
EBUS window RAM II.spu4000-22
EBUS, defined IV.A-4
EBUS, described II.1-3
ECC check-bits II.mem4000-12
ECC functionality II.mem4000-12, II.mem4000-19
ECC RAM memory devices II.mem4000-12
ECC RAM testing II.mem4000-19
ECC RAM testing by EBUS (data=ECC patterns) II.mem4000-12
ECC, *see* Error correcting code
ECC/Parity II.mem4000-13
EDC II.1-12
edit IV.3-17, IV.3-42
Editing, line IV.3-41
Editor, commands IV.3-17
EEPROM, on Service Processor, discussed II.1-5
EEPROM, *pup* and II.1-25
EGOS III.dev5210-1
Electrically-Erasable Programmable Read-Only Memory. *See* EEPROM
Electronic mailbox, for reader comments I.1-3, II.xxiii, III.xxii, IV.xviii
Electronic mailbox, for reader comments, what to include in I.1-3, II.xxiii, III.xxiii, IV.xviii
Electrostatic discharge, defined IV.A-4
Ellipsis, horizontal IV.xvi
EMACS IV.3-41
Emulator model 10077 test III.dev4600-1
Enhanced vector instruction tests, *cpu4241* II.cpu4241-1
Environmental errors, discussed II.1-11
EPROM II.1-2, II.1-5
Erasable Programmable Read-Only Memory. *See* EPROM
errintd, discussed II.1-11
errintd, interrupt daemon II.1-12
Error codes II.spu2000-10
Error correcting code II.mem4000-13
Error correcting code (ECC) II.mem4000-10, II.mem4000-12
Error descriptions II.spu2000-11
Error Detection and Correction Code. *See* EDC
Error loggers II.1-9
Error logging, utilities, discussed II.1-11
Error logs II.1-11, II.1-12
Error logs, memory, soft, layout, example II.1-12
Error logs, *prtlog* and II.1-12
Error message format II.A-1
Error messages II.A-1, II.B-1, III.dev4110-50, III.dev4200-16, III.dev4300-17, III.dev4410-14, III.dev4600-11
Error Messages Defined: SPU UNIX II.B-1
Error messages, selecting II.2-1, III.3-1, IV.2-1
Error messages, Xylogics III.dev4100-19
error reporting II.F-1, III.A-1, IV.B-1
Errors, bus parity II.1-11
Errors, *errintd* as interrupt daemon for II.1-12
Errors, from boards II.1-12
Errors, logging, programs for II.1-12
Errors, memory II.1-11
Errors, microstore parity II.1-11
Errors, monitoring, discussed II.1-11
Errors, PTE cache parity II.1-11
Errors, single-bit II.1-11
Errors, types II.1-11
Errors, types, discussed II.1-11
Errors, types, listed II.1-11
Errors. *See also* Airflow errors; Environmental errors; Fan errors; Hard errors; Memory errors; Non-memory errors; Power supply errors; Soft errors
ESD. *See* Electrostatic discharge
ESM interface verification II.spu4000-24
Ethernet test, user interface III.dev4500-1, III.dev5500-2
even_parity IV.3-19
Exception, defined II.E-1, IV.A-4
Exceptions II.cpu4131-1, II.cpu4231-8
Executive mode, defined IV.A-4
Exhaustive PCM pattern test II.cpx4000-9
exit, clean-up routine upon terminating IV.2-2
exit, commands, table IV.2-2
exit, discussed IV.2-2
exit, purpose of, table IV.2-2
EXOS/201 Ethernet controller access test III.dev4500-6
EXOS/201 Ethernet controller functional tests III.dev4500-7
EXOS/201 Ethernet controller online test III.dev4500-8
EXOS/202 Ethernet controller access test III.dev5500-7
EXOS/202 Ethernet controller functional tests III.dev5500-7
EXOS/202 Ethernet controller online test III.dev5500-9
Expansion cabinet, defined IV.A-4
Extended Mode Transfers, Subtest 5500 - 5503 III.io4120-24
Extended operations II.cpu4241-40

F

Failure isolation categories II.spu4000-17
Failures, number of, specifying IV.2-3
Fan errors II.1-11
Fault, defined II.E-1, IV.A-4
FCNx III.dev4600-8
FCNx, STTx status III.dev4600-8
fetch IV.3-19
Field names, scan ring, constructing IV.3-8
Field names, scan ring, constructing, examples IV.3-8
Field names, scan ring, discussed IV.3-8
Field replaceable units (FRUs) II.cpu4041-1
Field width IV.3-42
Fields, defined IV.3-1
Fields, defining IV.3-1
Fields, optional indexes on IV.3-8
Fields, values of, displaying IV.3-1
FIFO. *See* Queue
File protect status test III.dev4200-11
File system checks, discussed II.1-23
Files, test outputs to II.2-1, III.3-1, IV.2-1
Firmware check (subtest 101) III.dev4300-9
Firmware, defined IV.A-4
First-in, first-out. *See* Queue
Flags, defined IV.A-4
Flags, state of, in *testflags* IV.2-3
Flags, *status* and IV.2-3
Floating point, defined IV.A-4
Forced faulting mode, defined II.E-1, IV.A-4
Forced faults subtest III.dev4100-13
Forced PBUS cycle test II.pia4000-8
Foreign address rejection xmit/recv (subtest 205) III.dev4500-8, III.dev5500-9
fork IV.2-1
Format command III.dev4100-10
Format SMD Drives III.dev4110-1

Format string IV.3-20, IV.3-24
Format subtest II.spu2000-8
FORTRAN, defined IV.A-4
fprint IV.3-19
fprintf(), in C IV.3-19
Fraction, defined IV.A-5
Frame. *See* Page frame
Front panel, soft. *See* Soft front panel
fsck II.1-20
fsck utility, defined IV.A-5
fsck, discussed II.1-23
fsck, disk restored messages, example II.1-24
fsck, file system check II.1-23
fsck, messages, after invoking II.1-24
fsck, running manually II.1-23
FSE III.io4120-1
FSE ram, Subtest 5010 III.io4120-22
fully II.spu4000-17
Fully bidirectional II.spu4000-17
Function unit, defined IV.A-5
Functional tests, controller III.dev4300-8

G

Gate array, defined IV.A-5
Gather, defined IV.A-5
get IV.3-20
get, purpose of IV.3-1
Glossary of terms II.E-1
goto IV.3-36
Guard bit, defined IV.A-5

H

h. *See* Halfword
Halfword, defined IV.A-5
halt IV.3-20
Halt disable II.cpx4000-6
hard_logger II.1-10
Hard error II.cpx4000-6
Hard error subtests II.spu4000-19
Hard error test II.pi2_4000-12
Hard errors, discussed II.1-11, II.1-12
Hardware register IV.3-30
Hardware, basic, illustrated II.1-2
Hardware, overview II.1-1
Hardware, state of, utilities for determining II.1-9
Hawaii, reporting problems from, telephone number for I.1-3, II.xxiii, III.xxii, IV.xviii
Hazard, defined IV.A-5
help III.dev4510-3
help IV.3-21
help, discussed IV.2-2
help, purpose of II.1-8
Help-for *dev4110* prompts III.dev4110-3
Help-for *dev4200* prompts III.dev4200-3
Help-for *dev4300* prompts III.dev4300-3
Help-for *dev4600* prompts III.dev4600-3
Help-for *dev5130* prompts III.dev5130-5
Help-for *dev5210* prompts III.dev5210-5
Help-for *dev5500* prompts III.dev5500-3
HIA channel interrupt, Subtest 4140 III.io4120-17
HIA External loopback, Subtest 4992, 4993 III.io4120-19
HIA Internal loopback, Subtest 4990, 4991 III.io4120-19
HIA local slave mode transfers, Subtest 4994, 4995 III.io4120-20
HIA reset, Subtest 4100 III.io4120-15
HIA/FSE local transfers, Subtest 5180 - 5197 III.io4120-23
High level bad bank select hard error II.cpx4000-8
Horizontal ellipsis. *See* Ellipsis, horizontal
HSP II.1-12
HSP (High Speed Parallel interface) III.io4120-1
HSP ATU parity error detection, Subtest 4220 III.io4120-18
HSP boot, subtest 103 III.io4120-10
HSP io access bit verification, Subtest 4230 III.io4120-18
HSP Memory initialization, Subtest 102 III.io4120-9
HSP Reset, subtest 100 III.io4120-7
HSP self-test, subtest 101 III.io4120-7
HSP stand alone tests III.io4120-10
HSP/HIA functional test III.io4120-1
HSP/HIA subsystem tests III.io4120-1
HSP/HIA test program invocation III.io4120-2
HSP/HIA tests III.io4120-14
HSP/HIA/FSE Tests III.io4120-20
Huffman's encoding, defined IV.A-5

I

I/O address test II.cpx4000-7
I/O log run register (MISC_LOG) II.spu4000-12
I/O performance evaluation III.dev5210-32
I/O Processor (IOP) III.io4000-1
I/O run register (IO) II.spu4000-12
I/O subsystem tests III.io4000-1
I/O system, test program categories for II.1-16, III.1-1
I/O, subsystem test, *io* for II.1-16, III.1-2
icache II.1-10
Icache. *See* Instruction cache
iforce IV.3-21
IKON 10085 controller and loopback tests III.dev4410-8
IKON command loopback III.dev4410-9
IKON controller test, class descriptions III.dev4600-7
IKON controller test, user interface III.dev4600-2
IKON data output interrupt capability III.dev4410-10
IKON DMA output loopback III.dev4410-9
IKON plotter exception loopback III.dev4410-9
IKON plotter mode selection III.dev4410-9
IKON port selection III.dev4410-9
IKON programmed output loopback III.dev4410-9
IKON reset capability III.dev4410-9
IKON/Versatec DMA output plot III.dev4410-12
IKON/Versatec DMA output print III.dev4410-12
IKON/Versatec DMA output shared III.dev4410-13
IKON/Versatec FF/EOT busy check III.dev4410-11
IKON/Versatec interrupt reporting III.dev4410-11
IKON/Versatec offline status/interrupt III.dev4410-14
IKON/Versatec out-of-paper status/interrupt III.dev4410-14
IKON/Versatec plotter offline/no-paper tests III.dev4410-13
IKON/Versatec plotter status/interrupt/pattern tests III.dev4410-10
IKON/Versatec programmed output plot III.dev4410-12
IKON/Versatec programmed output print III.dev4410-11
IKON/Versatec programmed output shared III.dev4410-12
IKON/Versatec status reporting III.dev4410-11
Illegal Command Detection, Subtest 4270 III.io4120-19
Illegal I/O address at low level logic II.cpx4000-7
Illegal I/O address at timers II.cpx4000-7
Immediates, defined II.E-1, IV.A-5
include IV.3-21, IV.3-31
Index, master, overview I.2-1
Indexes, optional, on field definition IV.3-8
Indexing, register, defined IV.A-5
Indirection, defined IV.A-5
initall II.1-10
Initialization, system, after *^B* IV.2-2
Initialization, utilities for II.1-9
Input channel configuration, internal loopback (subtest 201) III.dev4300-12
Input channel termination mask, internal loopback (subtest 203) III.dev4300-12
Input Defects Before Formatting III.dev4110-14
Input, redirectoring IV.2-8
Input/output processor, defined IV.A-5
install II.1-7
install, preset mode switches for II.1-7
Installation, software, discussed II.1-22
Instruction cache (icache) II.cpu4030-1
Instruction cache, defined IV.A-5
Instruction permutations II.cpu4040-17
Instruction, defined II.E-1, IV.A-5

Instructions cache II.cpu4231-13
Interactive command details III.dev4110-23, III.dev5130-37
Interactive Scan. *See* Iscan
Interactive Test III.dev4110-20, III.dev5130-33
Interactive Test of SMD Drives III.dev4110-1, III.dev4110-20
interface signals, STC III.dev5210-24
Interface, IOP to controller III.dev4500-6
Interface, VIOP to controller III.dev5500-7
Internal loopback tests III.dev4300-10
Interrupt III.dev4600-9
Interrupt arbiter (I-Arb) state machine II.pia4000-8
Interrupt arbiter state machine test II.pia4000-8
Interrupt bus integrity subtests II.spu4000-24
Interrupt bus, discussed II.1-3
Interrupt daemon, *errintd* as II.1-12
Interrupt enable register (IER) II.spu4000-24
Interrupt function test II.pi2_4000-12
Interrupt tests III.io5000-14
Interrupt, defined II.E-1, IV.A-6
Interrupts II.cpu4131-1, II.cpu4233-1
Interrupts, base-level, defined IV.A-2
Interrupts, daemon II.1-12
Interrupts, protecting code from IV.2-2
Interrupts, Service Processor II.1-3
Interval timer II.spu4000-26
Interval timer, defined II.E-1, IV.A-6
Interval timers II.cpu4231-8
Invalid PCM reference II.cpx4000-8
Invocation of functions IV.3-39
Invocation of procedures IV.3-38
io II.1-20
io, test category II.1-16, III.1-2
io1000 II.1-19, III.1-4
io1200 II.1-19, III.1-4
io4000 II.1-14, II.1-19, III.1-4
io4000 (IOP functional test) III.io4000-1
io4120 II.1-14, II.1-19, III.1-4
io4120 (HSP/HIA functional test) III.io4120-1
io5000 II.1-14, II.1-19, III.1-4
io5000, overview III.io5000-1
IOmega disks, subtests for *spu2000* II.spu2000-6
IOP II.1-12
IOP (I/O Processor) III.io4000-1
IOP boot command III.io4000-9
IOP error messages, Xylogics test III.dev4100-23
IOP functional test III.io4000-1
IOP initialization command III.io4000-8
IOP reset test III.io4000-6
IOP self test III.io4000-7
IOP test program invocation III.io4000-2
IOP, code for, in */mnt/test* directory II.1-20
IOP. *See* Input/output processor
ioputil II.1-10
iscan II.pi2_4000-1
Iscan, architecture, discussed IV.3-2
Iscan, database IV.3-8
Iscan, invoking, for script IV.3-2
Iscan, library IV.3-1
Iscan, line editing commands IV.3-41
Iscan, overview II.2-3, IV.3-1
Iscan, ring definition files II.1-20
Iscan, scripts, in */hw* directory II.1-20, II.1-21
iscn IV.3-2
iupdate IV.3-22
iupdate, flag IV.3-25

J

Jump, defined IV.A-6

K

Kernel, defined IV.A-6
Kernel, hardware tests II.1-16, III.1-2
Kernel, hardware tests, program for II.1-17, III.1-3
Keyswitch, defined IV.A-6
Keyswitch, front panel II.1-5
Kill channel, Subtest 5600 III.io4120-24

L

l. *See* Longword
Language specific information, defined IV.A-6
Last-in, first-out. *See* Stack
Least significant bit (LSB) II.spu4000-15
lib, directory II.1-20, II.1-21
Library, Iscan IV.3-1
LIFO. *See* Stack
Line clock interrupt, Subtest 230 III.io5000-10
Line clock interrupt, Subtest 280 III.io4120-14
Line printer test, user Interface III.dev4400-3
Linker, defined IV.A-6
list IV.3-22
list, purpose of IV.3-1
Load and dump buffer commands III.dev4100-10
Load, defined IV.A-6
Loads and stores II.cpu4231-11
loadscan IV.3-23
Local and remote operation subtests II.spu4000-25
LOCAL MAINTENANCE II.1-5, II.1-24
Local operation subtest II.spu4000-25
Locality of reference, defined IV.A-6
log IV.3-23
log -s, purpose, table IV.2-4
log -t, purpose, table IV.2-4
log off -s -t IV.2-3
log off, purpose, table IV.2-4
Log ring lock-on-error test II.pi2_4000-9
log, and *pause* IV.2-6
log, default setting IV.2-3
log, discussed IV.2-3
log, options, table IV.2-3
Logfile, how created IV.3-23
Logical address, defined II.E-1, IV.A-6
Logical cache, defined IV.A-6
Logical memory, defined IV.A-6
Logical operations IV.3-36
Logical pipes II.cpu4241-10
Longword, defined IV.A-6
loop -s, purpose, table IV.2-4
loop -t, purpose, table IV.2-4
loop off, purpose, table IV.2-4
loop, default setting IV.2-4
loop, discussed IV.2-4
loop, options, table IV.2-4
loop, with *pause* IV.2-5
LPIA freeze on error test II.pia4000-6
ls II.1-8
LSI. *See* Language specific information

M

Machine exceptions, defined IV.A-6
Machine to machine xmit/recv (subtest 400) III.dev5500-10
Main memory testing II.mem4000-18
Main memory testing by EBUS (address=data) II.mem4000-11
Main memory testing by EBUS (address=walk 1) II.mem4000-11
Main memory testing by EBUS (data=alternating) II.mem4000-11
Main memory testing by EBUS (refresh) II.mem4000-11
Main memory testing by EBUS (zones/unaligned addr.) II.mem4000-11
Main memory. *See* Memory, main

Main memory. *See* Physical memory
Maintenance track subtest II.spu2000-6
Manual mode, commands IV.2-1
Manual mode, diagnostic execution in IV.2-3
Manual mode, Dshell commands in IV.2-3
map II.1-10
MAPTST test III.io4000-8
margin II.1-10
Margin subtests II.spu4000-24
Maskable interrupt, defined IV.A-7
Master index. *See* Index, master
MAU. *See* Memory Array Unit
MBCU. *See* Multibus Control Unit
MBCU. *See* Multibus control unit
MBLBTST test III.io4000-8
MBS III.dev5210-1
Mbyte. *See* Megabyte
MCM II.1-11
Megabyte, defined IV.A-7
mem, test category II.1-16, III.1-2
mem4000 II.1-14, II.1-19
mem4000, Arbitration gate array win queue II.mem4000-10
mem4000, Arbitration win logic subtest II.mem4000-10
mem4000, Class descriptions II.mem4000-8
mem4000, Crossbar write/read latching II.mem4000-12
mem4000, Default subtest sequence II.mem4000-8
mem4000, Double-bit ECC detection II.mem4000-20
mem4000, Double-bit ECC detection (check-bits) II.mem4000-15
mem4000, Double-bit ECC detection (data-bits) II.mem4000-14
mem4000, ECC functionality II.mem4000-12, II.mem4000-19
mem4000, ECC RAM testing II.mem4000-19
mem4000, ECC RAM testing by EBUS (data=ECC patterns) II.mem4000-12
mem4000, Functional areas tested II.mem4000-1
mem4000, Main memory testing II.mem4000-18
mem4000, Main memory testing by EBUS (address=data) II.mem4000-11
mem4000, Main memory testing by EBUS (address=walk 1) II.mem4000-11
mem4000, Main memory testing by EBUS (refresh) II.mem4000-11
mem4000, Main memory testing by EBUS (zones/unaligned addr.) II.mem4000-11
mem4000, Memory addressing subtests II.mem4000-19
mem4000, Memory bank independence II.mem4000-19
mem4000, Memory subsystem test II.mem4000-1
mem4000, Normal ECC parity II.mem4000-16
mem4000, Normal ECC/Parity II.mem4000-20
mem4000, Parity error detection II.mem4000-20
mem4000, Prerequisites and required equipment II.mem4000-2
mem4000, Prompt explanations II.mem4000-5
mem4000, Read parity error detection II.mem4000-17
mem4000, Required functional boards II.mem4000-3
mem4000, Reset signal subtest II.mem4000-10
mem4000, Sample test error message format II.mem4000-21
mem4000, Sample test parameter summary II.mem4000-7
mem4000, Scan testing of normal ECC/Parity II.mem4000-13
mem4000, Scan testing of write parity error detection II.mem4000-13
mem4000, Scrub operation II.mem4000-16
mem4000, Service Processor-Based tests of basic functionality II.mem4000-9
mem4000, Single-bit ECC detection II.mem4000-20
mem4000, Single-bit ECC detection (check-bits) II.mem4000-14
mem4000, Single-bit ECC detection (data-bits) II.mem4000-14
mem4000, Single-bit ECC detection (partial writes) II.mem4000-15
mem4000, Single-bit ECC detection (TAM) II.mem4000-16
mem4000, Test and modify via EBUS operations II.mem4000-12
mem4000, Test and modify via scan operations II.mem4000-11
mem4000, Test error messages II.mem4000-21
mem4000, Test invocation II.mem4000-3
mem4000, Test invocation sequence II.mem4000-4
mem4000, Test menu II.mem4000-4
mem4000, Test parameter menu II.mem4000-4
memld II.1-10
Memory addressing subtests II.mem4000-19
Memory allocation II.cpu4040-11
Memory Array Unit III.io5000-1
Memory arrays II.mem4000-1
Memory bank independence II.mem4000-19
Memory base pointer read test II.pi2_4000-10
Memory Control Module. *See* MCM
Memory log run register (MEM_LOG) II.spu4000-12
Memory management, defined IV.A-7
Memory operations II.cpu4231-11
Memory run register (MEM) II.spu4000-12
Memory structures II.cpu4232-11
Memory subsystem test, *mem4000* II.mem4000-1
Memory system, test program name for II.1-16, III.1-1
Memory test II.pi2_4000-11
Memory, errors II.1-11
Memory, main, amount II.1-3
Memory, main, errors, *mm_sniff* and II.1-12
Memory, main, swapping II.1-8
Memory, subsystem test, *mem* for II.1-16, III.1-2
Memory, utilities for II.1-9
Menus, Dshell, illustrated IV.2-7
Microcodes, defined IV.A-7
Microcodes, in *ucode* directory II.1-20, II.1-21
Microstore parity errors II.1-11
Minimum to maximum track seeks subtest III.dev4100-13
Miscellaneous registers, *spu1000* II.spu1000-20
mm II.1-10
mm_sniff II.1-10
mm_sniff, purpose of II.1-11
mminit II.1-10
Mnemonic IV.3-42
Mode. *See* Access mode
Modem configuration, internal loopback (subtest 204) III.dev4300-13
Modem configuration, physical loopback (subtest 304) III.dev4300-15
Modem control testing III.dev4300-8
Modes of operation, selecting II.1-5
Modified bit, defined II.E-1, IV.A-7
Modified physical slot xmit/recv (subtest 201) III.dev4500-8, III.dev5500-8
Modified physical/broadcast slot xmit/recv (subtest 204) III.dev4500-8, III.dev5500-9
more II.1-8, II.1-20
Most significant bit (MSB) II.spu4000-15
Motorola 68000 II.1-7
msgs, default setting IV.2-5
msgs, discussed IV.2-5
Multi-user mode, defined IV.A-8
Multibus cardcage, defined IV.A-7
Multibus Control Unit III.io5000-1
Multibus control unit, defined IV.A-7
Multibus controller, defined IV.A-7
Multibus drawer, defined IV.A-8
Multibus emulator controller test III.dev4600-1
Multibus Ethernet controller functional test III.dev4500-1
Multibus HYPERchannel controller test III.dev4510-1
Multibus line printer test III.dev4400-1
Multibus Plotter test III.dev4410-1
Multibus ports, defined IV.A-8
Multibus subsystem, defined IV.A-8
Multibus Systech terminal test III.dev4300-1
Multibus tests III.io4000-13
Multibus voltages test III.io4000-14
Multibus, defined IV.A-7
Multiple slot terms II.spu4000-7
Multiply pipe II.cpu4241-32
Multiprocessor diagnostics, *cpu4233* II.cpu4233-1

N

Negate, defined IV.A-8
Networks II.1-17, III.1-2
Networks, device, test program for II.1-17, III.1-3
No transfer response, Subtest 4260 III.io4120-19
Non-present memory test II.pi2_4000-12
Non-Processor memory (NPM) II.pia4000-8
Non-resident calls II.cpu4231-10
Non-resident memory pages II.cpu4231-1
Non-resident page (NR) II.cpu4131-10
Non-vector instructions II.cpu4231-8
Non-vector uni-processor instruction tests II.cpu4232-1
Nonbuffered device, *fsck* and II.1-23
Nonexhaustive PCM pattern test II.cpx4000-8
NOP command III.dev4100-10
Normal ECC parity II.mem4000-16
Normal ECC/Parity II.mem4000-13, II.mem4000-20
Normal mode transfers, Subtest 5400 - 5403 III.io4120-24
normal, preset mode switches for II.1-7
normal-os, *.bootspu* and II.1-25
normal.os, purpose of II.1-6
Normalization, defined IV.A-8
NPM boundary II.pia4000-8
NPM edge test II.pia4000-8
NPM fault II.pia4000-8
Numerical register IV.3-30

O

odd_parity IV.3-24
Offline tests II.1-16, III.1-2
Offline tests, functional, program for II.1-17, III.1-3
Online status test III.dev4200-10
Online tests II.1-16, III.1-2
Online tests, functional, program for II.1-17, III.1-3
Opcode, defined II.E-2, IV.A-8
Opcodes sorted II.D-1
Operand, defined II.E-2, IV.A-8
Operands II.D-1
Operating systems, UNIX II.1-8
Operations of the controller III.dev4100-9
operator intervention, *dev5210* III.dev5210-25
Optimize, defined IV.A-8
Orthogonality, defined IV.A-8
Orthogonality, of registers IV.3-31
Output bus, Subtest 232 III.io4120-12
Output channel configuration, internal loopback (subtest 202) III.dev4300-12
Output data enable register (ODENA) II.spu4000-12
Output, redirecting IV.2-8
Overall I/O address test II.cpx4000-7
Overview, diagnostic documentation I.1-1
Overview, diagnostic environment II.1-1, III.1-1, IV.1-1
Overview, diagnostic file formats IV.5-1
Overview, diagnostic utilities IV.4-1
Overview, *dshell* II.2-1, III.3-1
Overview, Dshell IV.2-1
Overview, Iscan II.2-3, IV.3-1
Overview, master index I.2-1
Overview, VMEbus I/O Processor test III.io5000-1

P

p IV.2-7
Packets, defined IV.A-8
Page boundary operations II.cpu4010-9
Page faulting II.cpu4131-1
Page faults II.cpu4231-10
Page frame, defined II.E-2, IV.A-9
Page table entry, defined II.E-2
Page Table Entry. *See* PTE
Page, defined II.E-2, IV.A-8
Pagefault, defined II.E-2, IV.A-9
Parity bit programming III.dev4300-11, III.dev4300-15
Parity checker test III.io5000-11
Parity circuits III.dev4600-10
parity errors, FIFO III.dev5210-20
Partly bidirectional II.spu4000-17
pause, default setting IV.2-6
pause, discussed IV.2-5
pause, options, table IV.2-6
pause, with *loop* IV.2-5
PBREGIN register II.pia4000-6
PBREGOUT register II.pia4000-6
PBUS arbitration test II.pi2_4000-9
PBUS header II.pia4000-8
PBUS illegal header test II.pi2_4000-9
PBUS integrity II.pi2_4000-8
PBUS integrity test II.pia4000-6
PBUS interface adapter (PIA) II.pia4000-1
PBUS Interface Adapter 2 II.pi2_4000-1
PBUS interface board(s) II.cpx4000-1, II.cpx4000-2, II.mem4000-1, II.pi2_4000-2, II.spu4000-1
PBUS interface logic II.pi2_4000-1
PBUS interrupt test, Subtest 200 III.io4000-10
PBUS interrupt, Subtest 210 III.io4120-11
PBUS interrupt, Subtest 400 III.io5000-14
PBUS parity checker test II.pi2_4000-9, II.pia4000-7
PBUS Test-and-clear III.io5000-10
PBUS test-and-set, Subtest 220 III.io4120-12
PBUS X CCU run register (PBUS_X) II.spu4000-12
PBUS Y CCU run register (PBUS_Y) II.spu4000-12
PBUS, communication test III.io5000-9
PBUS, defined IV.A-9
PBUS, Test-and-set III.io5000-10
PBUS, test-and-set test III.io4000-10
PCM pattern testing II.cpx4000-9
PCM RAM II.cpx4000-8, II.cpx4000-9
PCM RAM test II.pi2_4000-10, II.pia4000-8
PCM, *see* Physical configuration map (PCM)
Peripheral bus (PBUS) II.pia4000-1
Peripheral devices, test program name for II.1-16, III.1-1
Peripheral test error codes III.dev4100-17, III.dev4110-49
Peripherals, *dev*, test program for II.1-16, III.1-2
PF2 IV.3-11
Physical address, defined II.E-2, IV.A-9
Physical cache, defined IV.A-9
Physical configuration map (PCM) II.cpu4010-1, II.cpu4010-14, II.cpx4000-6, II.cpx4000-8, II.cpx4000-9
Physical configuration register (PCR) II.spu4000-12
Physical loopback tests III.dev4300-14
Physical memory, defined IV.A-9
pi2_4000, Arbitration queue RAM test II.pi2_4000-10
pi2_4000, Class description II.pi2_4000-6
pi2_4000, Clock alignment test II.pi2_4000-8
pi2_4000, Clock state machine test II.pi2_4000-8
pi2_4000, EBUS parity checker test II.pi2_4000-11
pi2_4000, Functional areas tested II.pi2_4000-2
pi2_4000, Hard error test II.pi2_4000-12
pi2_4000, Interrupt function test II.pi2_4000-12
pi2_4000, Log ring lock-on-error test II.pi2_4000-9
pi2_4000, Memory base pointer read test II.pi2_4000-10
pi2_4000, Memory test II.pi2_4000-11
pi2_4000, Modes of operation II.pi2_4000-12
pi2_4000, Non-present memory (NPM) test II.pi2_4000-12
pi2_4000, PBUS arbitration test II.pi2_4000-9
pi2_4000, PBUS integrity test II.pi2_4000-8
pi2_4000, PBUS parity checker test II.pi2_4000-9
pi2_4000, PCM RAM test II.pi2_4000-10
pi2_4000, PI2 functional subtests II.pi2_4000-6
pi2_4000, PI2 functional test II.pi2_4000-1
pi2_4000, Prerequisites and required equipment II.pi2_4000-3
pi2_4000, Read transfer test II.pi2_4000-11
pi2_4000, Required functional boards II.pi2_4000-3
pi2_4000, Return queue RAM test II.pi2_4000-11
pi2_4000, Scan language test modification II.pi2_4000-13
pi2_4000, Source files II.pi2_4000-12
pi2_4000, Specific Error Messages II.pi2_4000-13
pi2_4000, Subtest descriptions II.pi2_4000-8
pi2_4000, Test and modify (TAM) transfer test II.pi2_4000-11
pi2_4000, Test invocation II.pi2_4000-3

pi2_4000, Test invocation sequence II.pi2_4000-4
pi2_4000, Write data parity error test II.pi2_4000-12
pi2_4000, Write transfer test II.pi2_4000-10
pi2_4000, Write/Control queue RAM test II.pi2_4000-10
PI2 functional test, *pi2_4000* II.pi2_4000-1
PI2, *see* PBUS interface board(s)
PIA functional subtests II.pia4000-5
PIA functional test II.pia4000-1
PIA/CCU scan OK sequence test (multi-clock) II.pia4000-6
PIA/CCU scan OK sequence test (single clock) II.pia4000-6
pia4000 II.1-14, II.1-19
pia4000, Bad PBUS header detection test II.pia4000-8
pia4000, Class description II.pia4000-4
pia4000, EBUS parity checker test II.pia4000-7
pia4000, Forced PBUS cycle test II.pia4000-8
pia4000, Functional areas tested II.pia4000-2
pia4000, Interrupt arbiter state machine test II.pia4000-8
pia4000, LPIA freeze on error test II.pia4000-6
pia4000, NPM edge test II.pia4000-8
pia4000, PBUS integrity test II.pia4000-6
pia4000, PBUS parity checker test II.pia4000-7
pia4000, PCM RAM test II.pia4000-8
pia4000, PIA functional test II.pia4000-1
pia4000, Prerequisites and required equipment II.pia4000-3
pia4000, Read queue fill/iempty logic test II.pia4000-7
pia4000, Read queue register file test II.pia4000-7
pia4000, Required functional boards II.pia4000-3
pia4000, Reset/Align of scan OK bits II.pia4000-6
pia4000, Scan OK sequence test (multi-clock) II.pia4000-6
pia4000, Scan OK sequence test (single clock) II.pia4000-6
pia4000, SP2 EBUS arbitration test II.pia4000-8
pia4000, Subtest descriptions II.pia4000-6
pia4000, Subtest error descriptions II.pia4000-9
pia4000, Test invocation II.pia4000-3
pia4000, Test invocation sequence II.pia4000-3
pia4000, Write control queue fill/empty logic test II.pia4000-7
pia4000, Write control queue pattern test II.pia4000-7
Pipeline, defined IV.A-9
PIT functionality test II.cpx4000-11
PIT registers II.cpx4000-11
PIT status register II.cpx4000-11
PIT, *see* Programmable interrupt timer (PIT)
PIX/PIY, *see* PBUS interface board(s)
Port configuration subtest, internal loopback (subtest 200) III.dev4300-11
Port configuration, physical loopback (subtest 300) III.dev4300-15
Porting, defined IV.A-9
Power supply errors II.1-11
Precedence IV.3-37
Preset mode, switch settings for, table II.1-7
preset, purpose of II.1-7
print IV.3-24
Printers II.1-17, III.1-2
Printers, device, test program for II.1-17, III.1-3
printf(), in C IV.3-24
Priority, defined IV.A-9
Privileged instruction II.E-2, IV.A-9
Privileged instructions II.cpu4131-1, II.cpu4231-1, II.cpu4233-1, II.cpu4231-8
Privileged instructions and architectural features, *cpu4131* II.cpu4131-1
problems, reporting, overview II.F-1, III.A-1
Problems, reporting, overview IV.B-1
Procedure for Reformatting one SMD disk track III.dev5130-40
Procedure for Reformatting one SMD track III.dev4110-26
Process control instructions II.cpu4232-14
Process exception, defined IV.A-9
Process, defined IV.A-9
Processor cabinet, defined IV.A-9
Processor caches II.cpu4231-1
Processor configuration memory (PCM) II.pia4000-8
Processor soft errors II.cpx4000-6
Processor status word, defined II.E-2, IV.A-10
Program counter (PC) II.cpu4030-16
Programmable interrupt timer II.spu4000-24
Programmable interrupt timer (PIT) II.cpx4000-6, II.cpx4000-7, II.cpx4000-11
Programmable interrupt timer, defined IV.A-10
Programmed I/O loopback III.dev4600-8
Programming, unconditional branching IV.3-36
Prompt explanations III.dev4100-4
Prompts, : IV.2-1
Prompts, `spu>` IV.2-1
Protection, defined IV.A-10
prtlog II.1-12
prtlog, and *errintd* II.1-11
PSW. *See* Processor status word
pte_cache II.1-10
pte cache II.cpu4231-13
PTE, cache parity errors II.1-11
PTE, defined IV.A-9
PTE. *See* Page table entry II.E-2
pup, defined II.1-25
Push, defined IV.A-10
put IV.3-25
pwd II.1-20

Q

q IV.2-7
Queue, defined IV.A-10
quit, clean-up routine upon terminating IV.2-2
quit, purpose of, table IV.2-2
Quotient, defined IV.A-10

R

R&M, *see* Referenced and modified bits (R&M)
RAM1 test III.io4000-7
RAM2 test III.io4000-7
RAMs II.pi2_4000-1
Random read subtest II.spu2000-9
Random seek subtest III.dev4100-13
Raw. *See* Buffered device
Read command, subtest III.dev4100-11
Read drive status command III.dev4100-10
Read drive status command subtest III.dev4100-9
Read header, data, and ECC commands III.dev4100-11
Read parity error detection II.mem4000-17
Read queue fill/empty logic test II.pia4000-7
Read queue register file test II.pia4000-7
Read subtest II.spu2000-9
Read track header command III.dev4100-10
Read transfer test II.pi2_4000-11
Read, defined IV.A-10
Reader's Forum I.1-3, II.xxiii, III.xxiii, IV.xix
Real physical slot only xmit/recv (subtest 300) III.dev4500-9, III.dev5500-9
Real physical slot xmit/recv (subtest 200) III.dev4500-8, III.dev5500-8
Real physical/broadcast slot xmit/recv (subtest 203) III.dev4500-8, III.dev5500-8
Real time clock II.1-7, II.spu4000-11
Real time clock subtest II.spu4000-13
Rebooting, after modifying root file II.1-24
Rebooting, command for II.1-6
Rebooting, from SECURE EXECUTION II.1-6
Recursion, defined IV.A-10
Reduced instruction set computer, defined IV.A-10
Reductions, defined IV.A-10
Referenced and modified bits (R&M) II.cpu4010-1, II.cpx4000-9
Referenced and modified bits, *cpu4010* II.cpu4010-1
Reformat one SMD disk track III.dev5130-40
Reformat one SMD track III.dev4110-26
Register access parity error, Subtest 4130 III.io4120-16
Register definitions II.C-1
Register dump display screen II.C-1

Register dump screen II.C-1
Register response code, subtest 420 III.io4120-16
Register, defined II.E-2, IV.A-10
Registers, discussed IV.3-30
registers, pending level III.dev5210-20
Remote diagnostics port, discussed II.1-3
Remote error codes, *spu1000* II.spu1000-13
Remote invalidates II.cpu4231-1, II.cpu4231-13
REMOTE MAINTENANCE II.1-24
Remote operation subtest II.spu4000-25
Reporting problems I.1-3, II.xxiii, III.xxii, IV.xviii
Reservation, defined IV.A-10
RESET II.1-5
reset IV.3-26
Reset and self-test (subtest 100) III.dev4300-9
Reset capability III.dev4600-8
RESET switch, defined IV.A-10
Reset system subtest II.cpx4000-5
Reset, defined IV.A-10
Reset/Align of scan OK bits subtest II.pia4000-6
restore IV.3-26
Return Queue RAM test II.pi2_4000-11
Return statement IV.3-40
Revision sheet 3
Revision, of board levels IV.3-14
Ring maximization, defined IV.A-11
Ring wrapping II.cpu4030-16
Rings, defined IV.A-10
Rings, names IV.3-8
Rings, saving, across sessions IV.3-17, IV.3-29
Rings. *See also* Scan rings
RISC. *See* Reduced instruction set computer
ritchie IV.3-26
Root directory, defined IV.A-11
Round bit, defined IV.A-11
Rounding, defined IV.A-11
Rounding, unbiased, defined IV.A-13
RTS assertion test III.dev4300-12
run IV.3-27
Run halt register (RHR) II.spu4000-12
Run-arm circuitry II.spu4000-12
Runtime, defined IV.A-11

S

Sample end message III.dev4500-10, III.dev5500-12
Sample error message III.dev4500-9, III.dev5500-11
Sample pass/fail printout III.dev4500-9, III.dev5500-10
save IV.3-27
Saving rings, across sessions IV.3-17, IV.3-29
Scalar building block test, *cpu4030* II.cpu4030-1
Scalar instructions II.cpu4232-1, II.cpu4232-12
scan_builder IV.3-1, IV.3-8
Scan bits test II.pia4000-6
Scan bus, discussed II.1-3
Scan data register II.spu4000-15
Scan loopback subtest II.spu4000-14
Scan registers II.pi2_4000-1
Scan reset II.pia4000-6
Scan ring configuration II.1-3
Scan ring integrity subtests II.spu4000-17
Scan ring, defined II.1-3
Scan rings, accessing IV.3-8
Scan rings, and *.diaginit* II.1-24
Scan rings, and *scan_builder* IV.3-1
Scan rings, bus architecture, illustrated IV.3-4
Scan rings, concept of IV.3-1
Scan rings, copying, from slot to slot IV.3-28
Scan rings, defined IV.3-1, IV.3-6
Scan rings, field names, discussed IV.3-8
Scan rings, names of, and boards IV.3-8
Scan rings, naming IV.3-1
Scan testing of normal ECC/Parity II.mem4000-13
Scan testing of write parity error detection II.mem4000-13
Scan-language interface II.pi2_4000-1
Scan-language test modification II.pi2_4000-13
Scatter, defined IV.A-11
Scatter/gather operation (subtest 206) III.dev4500-8, III.dev5500-9
sclr IV.3-28
SCM II.1-11
SCM / ESM BUS II.spu4000-25
SCM interface bus II.spu4000-25
SCM interface verification II.spu4000-24
scn_rings II.1-20
scn, directory II.1-20, II.1-21
scn.dumpfile IV.3-17
scnclear IV.3-28
scnlink II.1-20
scnlink utility II.spu4000-4
scnlink, discussed II.1-25
scnout IV.3-28
Screen mnemonic IV.3-42
Screen mode, format, specifying IV.3-2
Screen specifications IV.3-2, IV.3-11
screens IV.3-28
Screens, directing output to IV.2-8
Screens, test outputs to II.2-1, III.3-1, IV.2-1
Script files, Dshell IV.2-9
Scripts, for screen mode IV.3-2
Scripts, predefined II.2-1, III.3-1, IV.2-1
Scrub operation II.mem4000-16
SCSI II.1-2, II.1-7
SDR. *See* Segment descriptor register
SECURE EXECUTION II.1-5
SECURE EXECUTION, rebooting from II.1-6
Seek command III.dev4100-11
Seek subtest II.spu2000-9
Segment descriptor register, defined IV.A-11
Segment, defined II.E-2, IV.A-11
Segmented ALU, defined IV.A-11
Self-tests II.1-16, III.1-2
Self-tests, Service Processor, command for II.1-6
Self-tests, test program for II.1-17, III.1-3
Sequencer errors, Xylogics test III.dev4100-26
Serial number subtest II.spu4000-12
Service processor (SP) II.cpx4000-1, II.cpx4000-6
Service Processor control registers II.spu4000-11
Service Processor disk/tape format function II.spu2000-3
Service Processor EBUS interface II.mem4000-8
Service Processor EPROM-Based Self-Test II.spu1000-1
Service Processor Interface test, *spu4000* II.spu4000-1
Service Processor peripheral test II.spu2000-1
Service Processor peripheral test prompts II.spu2000-5
Service Processor peripheral test user interface II.spu2000-1
Service processor registers II.spu4000-11
Service Processor run-arm circuitry II.spu4000-11
Service Processor Self-Test error reporting II.spu1000-6
Service Processor Unit. *See* SP2/SP4
Service Processor Unit. *See* SPU
Service Processor, *.t* programs and II.1-15
Service processor, Dshell and, introduction IV.2-1
Service Processor, error codes II.spu1000-7
Service Processor, error loggers II.1-9
Service Processor, error logging II.1-11
Service Processor, error logging and II.1-11
Service Processor, file system problems II.1-23
Service Processor, file system, errors, on screen II.1-23
Service Processor, interrupts II.1-3
Service Processor, logic II.1-7
Service Processor, object codes, in */mnt/test* directory II.1-20
Service Processor, operating system II.1-8
Service Processor, real time clock II.1-7
Service Processor, scan rings controlled by II.1-3
Service Processor, self-test, command for II.1-6
Service Processor, *spu1000* self-test and II.1-6
Service Processor, subsystem test, *spu* for II.1-16
Service Processor, test program name for II.1-16
set automatic-reboot, purpose of II.1-6
set boot-device, purpose of II.1-6
set location-of-bootstrap, purpose of II.1-6
set mode of operation II.1-6
set os-options, purpose of II.1-7
set power-up-reboot, purpose of II.1-6
set spu-selftest, purpose of II.1-6

set, purpose of II.1-6
set, vs. *preset* II.1-7
sfpread II.1-25
Shell IV.3-13
Shift, defined IV.A-11
Single CPU testing II.cpu4232-1
Single slot terms II.spu4000-7
Single(s), defined IV.A-11
Single-bit ECC detection II.mem4000-20
Single-bit ECC detection (check-bits) II.mem4000-14
Single-bit ECC detection (data-bits) II.mem4000-14
Single-bit ECC detection (partial writes) II.mem4000-15
Single-bit ECC detection (TAM) II.mem4000-16
Single-bit errors II.1-11, II.mem4000-14, II.mem4000-20
Single-character input on/off, internal loopback (subtest 205) III.dev4300-13
Single-character mode, all patterns, internal loopback (subtest 220) III.dev4300-13
Single-character mode, all patterns, physical loopback (subtest 320) III.dev4300-16
Single-character mode, random data, internal loopback (subtest 221) III.dev4300-13
Single-character mode, random data, physical loopback (subtest 321) III.dev4300-16
Slave mode transfer, Subtest 5200 - 5207 III.io4120-23
Slots. *See* Scan rings
Small Computer System Interface. *See* SCSI
SMB. *See* System monitor board
SMD Disk Formatter, and Interactive Test III.dev4110-1
SMD, system formatting III.dev4110-13, III.dev4110-20
SMD, tests requiring III.dev4100-9
Soft error subtests II.spu4000-20
Soft errors, discussed II.1-11, II.1-12
Soft errors, log file, directory II.1-12
Soft errors, log, layout, example II.1-12
Soft front panel II.spu1000-3
Soft front panel help screen II.spu1000-3
Soft front panel, commands II.1-22
Soft front panel, commands, entering, note on II.1-5
Soft front panel, commands, listing II.1-8
Soft front panel, commands, overview II.1-5
Soft front panel, default configuration for II.1-7
Soft front panel, defined IV.A-11
Soft front panel, discussed II.1-5
Soft front panel, display, example II.1-5
Soft front panel, figure II.spu1000-3
Soft front panel, *reboot* to return to II.1-24
Soft front panel, summary II.1-5
Soft front panel, switches, displaying II.1-7
Soft front panel, terminating, *boot* for II.1-7
Soft front panel, ways to enter II.1-5
Software control/status register IV.3-30
Software device driver, defined IV.A-11
Source, defined IV.A-12
SP, *see* Service Processor
SP2 EBUS arbitration test II.pia4000-8
SP2, *.t* programs and III.1-1
SP2, subsystem test, *spu* for III.1-2
SP2, test program name for III.1-1
SP2/SP4, discussed II.1-2
sp2util II.1-10
Spatial reference IV.A-12
Spawning a shell IV.3-13
Specifications, types IV.3-2
SPU III.io5000-1
SPU hardware utility II.spu2000-5
SPU tape cartridge, defined IV.A-12
SPU tape drive, defined IV.A-12
SPU UNIX error messages II.B-1
SPU UNIX Messages II.B-1
SPU UNIX Utilities Manual II.1-8
SPU UNIX, */etc/reboot* and II.1-5
SPU UNIX, *access* and IV.2-1
SPU UNIX, booting, discussed II.1-22
SPU UNIX, booting, process II.1-22
SPU UNIX, bootstrap program II.1-5
SPU UNIX, defined IV.A-12
SPU UNIX, *diagnostic* and II.1-6
SPU UNIX, *spu1000* self-test for II.1-6
SPU UNIX, terminating, with *boot* II.1-7
SPU winchester disk parameters II.spu2000-4
SPU, *dshell* and, introduction II.2-1, III.3-1
spu, test category II.1-16, III.1-2
spu1000 II.1-6, II.1-14, II.1-19
spu1000 II.spu1000-1
spu1000, 68000 instructions verification II.spu1000-7
spu1000, automatic self-test mode II.spu1000-4
spu1000, Boot device error codes II.spu1000-16
spu1000, Console error test table II.spu1000-12
spu1000, CPU1 error codes II.spu1000-8
spu1000, CPU1 subtest II.spu1000-7
spu1000, CPU2 error codes II.spu1000-9
spu1000, CPU2 subtest II.spu1000-8
spu1000, CPU3 error codes II.spu1000-11
spu1000, CPU3 subtest II.spu1000-10
spu1000, DMAC error codes II.spu1000-20
spu1000, error reporting II.spu1000-6
spu1000, functional areas tested II.spu1000-2
spu1000, invocation II.spu1000-3
spu1000, Mapper error codes II.spu1000-15
spu1000, Miscellaneous error codes II.spu1000-20
spu1000, Miscellaneous registers II.spu1000-20
spu1000, RAM1 error codes II.spu1000-10
spu1000, RAM1 subtest II.spu1000-9
spu1000, RAM2 error codes II.spu1000-14
spu1000, RAM3 error codes II.spu1000-16
spu1000, RAM3 subtest II.spu1000-15
spu1000, Remote error codes II.spu1000-13
spu1000, Remote subtest II.spu1000-12
spu1000, ROM error codes II.spu1000-8
spu1000, ROM subtest II.spu1000-8
spu1000, subtest descriptions II.spu1000-5
spu1000, Timer error test II.spu1000-12
spu1000, Timer error test table II.spu1000-12
spu1000, Timer subtest II.spu1000-11
spu10000, II.spu1000-13
spu2000 II.1-20, II.1-22
spu2000 (Service Processor peripheral test) II.spu2000-1
spu4000 II.1-14, II.1-19
spu4000, Board ID subtest II.spu4000-15
spu4000, Class descriptions II.spu4000-9
spu4000, Configuration menu II.spu4000-4
spu4000, CPU FRU configuration terms II.spu4000-7
spu4000, Default invocation sequence II.spu4000-6
spu4000, EBUS controller subtest II.spu4000-22
spu4000, EBUS population map RAM subtest II.spu4000-22
spu4000, EBUS population map verification II.spu4000-23
spu4000, EBUS transfer test II.spu4000-23
spu4000, EBUS window RAM subtest II.spu4000-22
spu4000, Functional areas tested II.spu4000-2
spu4000, Hard error subtests II.spu4000-19
spu4000, Interrupt bus integrity subtests II.spu4000-24
spu4000, Invocation and default sequence II.spu4000-6
spu4000, Local and remote operation subtest II.spu4000-25
spu4000, Margin subtests II.spu4000-24
spu4000, Memory and I/O FRU configuration terms II.spu4000-9
spu4000, Multiple slot terms II.spu4000-7
spu4000, Real time clock subtest II.spu4000-13
spu4000, Registers tested II.spu4000-11
spu4000, Run-arm circuitry subtest II.spu4000-12
spu4000, Sample configuration menu II.spu4000-4
spu4000, Scan loopback subtest II.spu4000-14
spu4000, Scan ring integrity subtests II.spu4000-17
spu4000, SCM / ESM BUS subtest II.spu4000-25
spu4000, Single slot terms II.spu4000-7
spu4000, Soft error subtests II.spu4000-20
spu4000, Subtest descriptions II.spu4000-10
spu4000, System serial number subtest II.spu4000-12
spu4000, Test classes II.spu4000-9
spu4000, Test error messages II.spu4000-26
spu4000, Test invocation II.spu4000-3
spu> IV.2-1
sputil II.pi2_4000-1
Stack, defined IV.A-12
Standalone tests II.1-16, III.1-2
Standalone tests, in */stand* directory II.1-20, II.1-21
standard II.1-7

standard, preset mode switches for II.1-7
status register verification, Subtest 270 III.io4120-14
status, discussed IV.2-3
Sticky bit, defined IV.A-12
Stop bit programming III.dev4300-11, III.dev4300-15
Store, defined IV.A-12
String name example IV.3-14
String name syntax IV.3-14
String, definition of IV.3-14
Structured programming IV.3-36
STTx III.dev4600-8
Subroutine calls II.cpu4231-10
Subroutine returns II.cpu4231-10
Subroutine, defined IV.A-12
Subsystems, *cat* for II.1-15, III.1-1
Subsystems, resetting IV.3-26
Subtest 100 III.io5000-6
Subtest 100, Defect Input for SMDs III.dev4110-14
Subtest 100, HSP reset III.io4120-7
Subtest 101, Format Subtest for SMDs III.dev4110-18
Subtest 101, HSP self-test III.io4120-7
Subtest 102, HSP Memory initialization III.io4120-9
Subtest 102, Initialize Diagnostic Cylinder III.dev4110-19
Subtest 103, HSP boot III.io4120-10
Subtest 103, Verify System Format of SMD III.dev4110-19
Subtest 104, Diagnostic Cylinder Test III.dev4110-19
Subtest 200, Interactive Test of SMDs III.dev4110-20
Subtest 200, PBUS interrupt III.io4000-10
Subtest 210, PBUS interrupt III.io4120-11
Subtest 220, PBUS test-and-set III.io4120-12
Subtest 230, ATU memory pattern III.io4120-12
Subtest 230, Line clock interrupt III.io5000-10
Subtest 231, CSR memory pattern III.io4120-12
Subtest 232, output bus III.io4120-12
Subtest 233, device buffer memory pattern III.io4120-12
Subtest 240, ATU physical address mode header III.io4120-12
Subtest 241, ATU virtual address mode header III.io4120-13
Subtest 250, ATU virtual address translation III.io4120-13
Subtest 250, VIOP microprocessor clock margin III.io5000-10
Subtest 251, ATU memory parity error detection III.io4120-13
Subtest 251, VIOP cache buffer tag III.io5000-11
Subtest 252, ATU *pte* error detection III.io4120-13
Subtest 261, parity checker III.io5000-11
Subtest 270, Status register verification III.io4120-14
Subtest 280, Line clock interrupt III.io4120-14
Subtest 303 - Initialize Diagnostic Cylinder III.dev5130-32
Subtest 304 - Verify System Format of SMD III.dev5130-32
Subtest 305 - Diagnostic Cylinder Test III.dev5130-33
Subtest 306 - Verify Pattern Test Error Threshold III.dev5130-33
Subtest 310 III.io5000-14
Subtest 311 III.io5000-14
Subtest 312 III.io5000-14
Subtest 400 - Interactive Test of SMDs III.dev5130-33
Subtest 400, PBUS interrupt III.io5000-14
Subtest 4100, HIA reset III.io4120-15
Subtest 4101, HIA Voltage III.io4120-16
Subtest 4110, register access, HSP clock 0 III.io4120-16
Subtest 4111, register access, HSP clock 1 III.io4120-16
Subtest 4112, register access, HSP clock 2 III.io4120-16
Subtest 4113, register access, HSP clock 3 III.io4120-16
Subtest 4120, Illegal register request III.io4120-16
Subtest 4130, Register Access parity Error III.io4120-16
Subtest 4140, HIA Channel Interrupt III.io4120-17
Subtest 4220, HSP ATU Parity Error Detection III.io4120-18
Subtest 4230, HSP I/O Access Bit Verification III.io4120-18
Subtest 4240, ATU PBUS error detection III.io4120-18
Subtest 4250, Checkword Verification III.io4120-19
Subtest 4260, No transfer response III.io4120-19
Subtest 4270, Illegal command detection III.io4120-19
Subtest 4280, Data parity error transfer III.io4120-19
Subtest 4990, 4991, HIA Internal Loopback III.io4120-19
Subtest 4992, 4993, HIA External Loopback III.io4120-19
Subtest 4994, 4995, HIA local slave mode transfers III.io4120-20
Subtest 4999, CONVEX Register Compliance III.io4120-20
Subtest 500 VBCU cable pattern III.io5000-15
Subtest 5000, User Interface Reset III.io4120-22
Subtest 501 III.io5000-15
Subtest 5010, FSE Ram III.io4120-22
Subtest 5020, User Register Error III.io4120-22
Subtest 5030, User Interrupt III.io4120-23
Subtest 5180 - 5187, 5190 - 5197, HIA/FSE Local Transfers III.io4120-23
Subtest 5200 - 5207, Slave Mode Transfers III.io4120-23
Subtest 5300 - 5307, Chain Mode Transfers III.io4120-23
Subtest 5400 - 5403, Normal Mode Transfers III.io4120-24
Subtest 5500 - 5503, Extended Mode Transfers III.io4120-24
Subtest 5600, Kill Channel III.io4120-24
Subtest 5610, Data Modulation III.io4120-24
Subtest 5620, DMA Enable Bit III.io4120-25
Subtest 5640, Data Parity Detection III.io4120-25
Subtest 5650, Transfer Error from HSP III.io4120-25
Subtest 5660, User Read Parity Error Signal III.io4120-25
Subtest 5670, Clock Selection III.io4120-25
Subtest 601 III.io5000-16
Subtest descriptions II.spu2000-5, III.dev4100-9, III.dev4110-13, III.dev4410-8, III.dev4600-8
Subtests III.dev4300-8
Subtests 4110 - 4113 III.io4120-16
Subtests, configurations, table IV.2-9
Subtests, descriptions III.io5000-4
Subtests, in *tables* directory II.1-20, II.1-21
Subtests, looping IV.2-4
Superuser, defined IV.A-12
Supervisor, defined IV.A-12
Switches, for soft front panel display, table II.1-7
Switches, state of, displaying II.1-7
Synonym list IV.3-44
Synonym specifications IV.3-2
sysreset II.1-10
System calls II.cpu4231-8
System console, defined IV.A-12
System control module, defined IV.A-12
System Control Monitor. *See* SCM
System exceptions, defined IV.A-12
System Formatting of SMD Drives III.dev4110-1, III.dev4110-13, III.dev4110-18
System initialization, after *^B* IV.2-2
System manager, defined IV.A-12
System monitor board, defined IV.A-12
System reset register (SRR) II.spu4000-12
System serial number subtest II.spu4000-12
System status display, defined IV.A-12

T

t IV.2-7
tables, directory II.1-20, II.1-21
TAC (Technical Assistance Center), problems, reporting to II.F-1, III.A-1, IV.B-1
TAC, *preset* and II.1-7
TAC, reporting problems to I.1-3, II.xxiii, III.xxii, IV.xviii
Tag, defined IV.A-13
tape media III.dev5210-1
tape requirements III.dev5210-1
Tape subsystem class descriptions III.dev4200-8, III.dev5210-19
Tape unit test III.dev4200-1, III.dev5210-1
Tape units II.1-17, III.1-2
Tape units, test program for II.1-17, III.1-3
Tape, block read function III.dev4200-13
Tape, block skip backward III.dev4200-14
Tape, block skip forward III.dev4200-13, III.dev4200-14

Tape, controller II.1-7
Tape, end-of-tape sensing III.dev4200-14
Tape, erase gap test III.dev4200-14
Tape, file skip backward III.dev4200-13
Tape, file skip forward III.dev4200-12
Tape, force parity error III.dev4200-14
Tape, read backward III.dev4200-13
Tape, read fixed length records III.dev4200-15
Tape, read forward III.dev4200-13
Tape, read variable length records III.dev4200-15
Tape, write III.dev4200-13
Tape, write chained data files III.dev4200-16
Tape, write fixed length records III.dev4200-14
Tape, write variable length records III.dev4200-15
Tapes, booting SPU UNIX from II.1-22
Tapes, cartridge II.1-2
Tapes, release, contents of II.1-21
TAS/TAC operations II.mem4000-12
Technical Assistance Center (TAC), problems, reporting to II.F-1, III.A-1, IV.B-1
Technical Assistance Center. *See* TAC
Technical assistance, discussed I.1-3, II.xxiii, III.xxii, IV.xviii
Terminals II.1-17, III.1-2
Terminals, test program for II.1-17, III.1-3
Terminators II.cpu4231-2
Test and Clear (TAC) II.pi2_4000-11
Test and clear (TAC) II.pia4000-8
Test and modify (TAM) II.mem4000-11
Test and Modify (TAM) II.pi2_4000-11
Test and modify via EBUS operations II.mem4000-12
Test and modify via scan operations II.mem4000-11
Test and Set (TAS) II.pi2_4000-11
Test and set (TAS) II.pia4000-8
Test parameter menu III.dev4200-3, III.dev4300-3, III.dev4400-3, III.dev4410-3, III.dev4500-3, III.dev5210-5
Test parameter query III.dev4600-3
Test parameters III.dev4100-4, III.dev4110-4, III.dev4110-21, III.dev5130-34
Test program invocation III.dev4410-1
Test program invocation, dev4600 III.dev4600-2
Test programs, categories II.1-16, III.1-1
Test programs, categories, table II.1-16, III.1-2
Test programs, current name assignments, listed II.1-19, III.1-4
Test programs, device types II.1-17, III.1-2
Test programs, execution order, suggested, chart II.1-14
Test programs, names, examples II.1-18, III.1-3
Test programs, naming conventions II.1-15, III.1-1
Test programs, types II.1-16, III.1-2
Test programs, types, table II.1-16, II.1-17, III.1-2, III.1-3
Test result register (TRR) II.spu4000-12
test, discussed IV.2-6
test, options, table IV.2-7
Test, read chained file III.dev4200-16
Tested STC commands III.dev5210-2
testflags IV.2-3
Tests, failures, log entries IV.2-4
Tests, looping IV.2-4
Tests, options, selecting II.2-1, III.3-1, IV.2-1
Tests, order of, arranging IV.2-8
Tests, output, selecting II.2-1, III.3-1, IV.2-1
Tests, repeating, *loop* for IV.2-4
Thread creation II.cpu4233-1
Thread id register (TID) II.cpu4232-1
Thread termination II.cpu4233-1
Thread timer register (TTR) II.cpu4232-1
Thread-level addressing II.cpu4231-8
TID, *see* Thread id register (TID)
tilde-escape sequences II.F-4, III.A-4, IV.B-4
tilde-escape sequences, restrictions on use II.F-5, III.A-5, IV.B-5
Time of century counter (TOC) II.cpx4000-6, II.cpx4000-7, II.cpx4000-11
Timeout tables, in *tables* directory II.1-20, II.1-21
Timer and PCM hard errors II.cpx4000-6
Timer subtest (subtest 102) III.dev4300-9
Timer synchronization instructions II.cpu4232-15
Timers II.1-7
Timesharing, command for II.1-6
TOC data register II.cpx4000-11
TOC functionality test II.cpx4000-11
TOC, *see* Time of century counter (TOC)
Trace of instruction execution, defined IV.A-13
Track Relocation Area Description III.dev5130-77
Transfer error from HSP, Subtest 5650 III.io4120-25
Trap, defined IV.A-13
Trapping instructions II.cpu4232-15
Trojan horse pointer, defined IV.A-13
Trouble reports I.1-3, II.xxiii
trouble reports II.F-1
Trouble reports III.xxii
trouble reports III.A-1
Trouble reports IV.xviii
trouble reports IV.B-1
True zero, defined IV.A-13
TTR, *see* Thread timer register (TTR) II.cpu4232-1

U

UART II.1-7
ucode, directory II.1-20, II.1-21
Unbiased rounding, defined IV.A-13
undump IV.3-17, IV.3-29
Universal Asynchronous Receiver-Transmitters. *See* UART
unix II.1-22
UNIX IV.3-41
UNIX commands, issued from Iscan IV.3-13
UNIX Root RESTORE function II.spu2000-2
UNIX root RESTORE function II.spu2000-2
UNIX, and *pause* IV.2-6
UNIX, defined IV.A-13
UNIX, system administration, utilities for II.1-20
UNIX, utilities II.1-8
UNIX, utilities, in */bin* directory II.1-20, II.1-21
UNIX, Version 7 of II.1-8
UNIX-to-UNIX Communication Protocol II.F-1, III.A-1, IV.B-1
UNIX-to-UNIX copy command, *uucp* II.F-1, III.A-1, IV.B-1
UNIX. *See also* CONVEX UNIX
Unsigned, defined IV.A-13
USART force break and framing error test III.dev4300-12
USART transmitter enable test III.dev4300-12
User interface III.dev4300-3, III.dev4510-3
User interface reset, Subtest 5000 III.io4120-22
User interface, service processor peripheral test II.spu2000-1
User interrupt, Subtest 5030 III.io4120-23
User read parity error signal, Subtest 5660 III.io4120-25
User register error, Subtest 5020 III.io4120-22
User, defined IV.A-13
Utilities, commands, listed II.1-10
Utilities, diagnostic, in */mnt/bin* directory II.1-20, II.1-21
Utilities, discussed II.1-9
Utilities, listed, chart II.1-10
UUCP, connection to TAC II.F-1, III.A-1, IV.B-1
uucp, UNIX-to-UNIX copy command II.F-1, III.A-1, IV.B-1

V

Valid bit, defined IV.A-13
Valid reference, defined IV.A-13
VBCU interface tests III.io5000-15
Vector concurrency test, chaining instructions II.cpu4040-19
Vector concurrency test, nonchaining instructions II.cpu4040-18
Vector concurrency tests, *cpu4040* II.cpu4040-1
Vector instruction groups II.cpu4040-16
Vector instruction tests, *cpu4041* II.cpu4041-1
Vector instructions II.cpu4241-1
Vector length (VL) register II.cpu4041-10, II.cpu4241-9
Vector merge (VM) register II.cpu4041-10, II.cpu4241-9

Vector of indices II.cpu4241-40
Vector processor control (VPC) II.cpu4040-2, II.cpu4231-2, II.cpu4233-2, II.cpu4241-2
Vector processor data (VPD) II.cpu4040-2, II.cpu4231-2, II.cpu4233-2, II.cpu4241-2
Vector processor unit II.cpu4040-1
Vector reductions II.cpu4241-10
Vector registers II.cpu4241-40
Vector stride (VS) register II.cpu4041-10, II.cpu4241-9
Vector unit control functions II.cpu4241-9
Vector, defined IV.A-13
Vector-under-mask instructions II.cpu4241-1
Verification of SMD Drives III.dev4110-13
verify IV.3-29
Verify command changing III.dev4100-10
Verify head switching subtest III.dev4100-13
Verify sequential track seeking III.dev4100-13
Verify System Format of SMD III.dev4110-19, III.dev5130-32
vers, program version number found by using II.F-2, III.A-2, IV.B-2
Versatec plotter test, user interface III.dev4410-3
VIOP II.1-12
VIOP Boot Command III.io5000-8
VIOP Reset III.io5000-6
VIOP self-test III.io5000-6
VIOP test program invocation III.io5000-2
VIOP, initialization command III.io5000-8
VIOP, miscellaneous tests III.io5000-9
VIOP, overview III.io5000-1
VIOP, requirements for running III.io5000-1
VIOP, subtests, classes of, described III.io5000-4
Virtual address space. *See* Logical address space
Virtual memory. *See* Logical memory
VME Ethernet controller test III.dev5500-1
VME I/O Processor. *See* VIOP
VMEbus Control Unit. *See* VBCU
VMEbus voltage III.io5000-16
VMEbus voltage tests III.io5000-16
VMEbus, defined IV.A-13
vmunix II.1-20
Voltage tests, VMEbus III.io5000-16
vpd_rev1 II.1-20

W

whence, program path name found by using II.F-2, III.A-2, IV.B-2
which, program path name found by using II.F-2, III.A-2, IV.B-2
Winchester disk drive II.1-2
Word pattern III.dev4600-9
Word, defined IV.A-13
Working set, defined IV.A-13
Write and Read commands III.dev4100-11
Write and read header, data, and ECC subtest III.dev4100-11
Write command, subtest III.dev4100-11
Write control queue II.pia4000-7
Write control queue fill/empty logic test II.pia4000-7
Write control queue pattern test II.pia4000-7
Write data parity error test II.pi2_4000-12
Write parity error detection II.mem4000-13
Write subtest II.spu2000-8
Write tape mark III.dev4200-12
Write track headers command subtest III.dev4100-10
Write track headers, sectors reversed III.dev4100-10
Write transfer test II.pi2_4000-10
Write, defined IV.A-13
Write/Control Queue RAM test II.pi2_4000-10

X

Xylogics 450/451/SMD Device Test III.dev4100-1
Xylogics test, controller generated error messages III.dev4100-19
Xylogics test, device error messages III.dev4100-21
Xylogics test, IOP generated error messages III.dev4100-23
Xylogics test, sequencer generated error message III.dev4100-26

Z

Zero, defined IV.A-13
Zero, true, defined IV.A-13

CONVEX Diagnostics Master Index
(C200 Series)
Document No. 760-000033-200, Third Edition

Electronic Mail

Electronic Mail

The Hardware Documentation Group has an email address for documentation comments. Use this service to give us a quick response mechanism if you have special documentation questions that you would like addressed immediately. If you have a technical question, you should still contact the Technical Assistance Center, as described previously. To use email response service, just send mail addressed to:

`cnvxhwdoc@convex.COM`

We will read your comments and give you a personal reply.

What to Include in an Email Message

When you use the electronic mail service, please provide the following information:

- The reader's name and company name
- A return email address in INTERNET notation or UUCP (bang) notation
- The manual that is being critiqued
- The chapter and page number in question
- The comment

Reader's Forum

If you wish to mail your comments to us, please use the form on the next page and list the document page number with your questions and comments. Thank you.

THIS PAGE INTENTIONALLY LEFT BLANK

CONVEX Diagnostics Master Index
(C200 Series)
Document No. 760-000033-200, Third Edition

Reader's Forum

Please use this form to submit comments or questions concerning the clarity and service of this manual. Constructive critical comments are most welcome and help us continue in our efforts to generate quality customer documentation. Please list the page number for questions or comments.

From:

Name________________ Title________________

Company________________ Date________________

Address and Phone No.________________

FOR ADDITIONAL INFORMATION OR DOCUMENTATION:

Location	Phone Number
From all locations in continental U.S.	1(800)952-0379
From locations in Alaska, Hawaii, & Canada	1(214)497-4379
From all other locations	Contact nearest CONVEX office

Direct mail orders to:

CONVEX Computer Corporation
Customer Service
PO Box 833851
Richardson TX 75083-3851 USA

(Fold Here First)

CONVEX

NO POSTAGE
NECESSARY
IF MAILED
IN THE
UNITED STATES

BUSINESS REPLY MAIL

FIRST CLASS PERMIT NO. 1046 RICHARDSON, TEXAS

POSTAGE WILL BE PAID BY ADDRESSEE

CONVEX Computer Corporation
Customer Service
PO Box 833851
Richardson TX 75083-3851

(Fold Here Second)

(Tape or Staple)